



### Instruction Sets Guide

Rev. 21.0

DOC9474-2LA

## Instruction Sets Guide

**Second Edition** 

## by Marilyn Hammond

Prime Computer, Inc. Prime Park Natick, Massachusetts 01760 The information in this document is subject to change without notice and should not be construed as a commitment by Prime Computer, Inc. Prime Computer, Inc., assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

Copyright © 1987 by Prime Computer, Inc. All rights reserved.

PRIME and PRIMOS are registered trademarks of Prime Computer, Inc. DISCOVER, INFO/BASIC, INFORM, MIDAS, MIDASPLUS, PERFORM, Prime INFORMATION, PRIME/SNA, PRIMELINK, PRIMENET, PRIMEWAY, PRIMIX, PRISAM, PST 100, PT25, PT45, PT65, PT200, PW153, PW200, PW250, RINGNET, SIMPLE, 50 Series, 400, 750, 850, 2250, 2350, 2450, 2550, 2650, 2655, 2755, 6350, 9650, 9655, 9750, 9755, 9950, 9955, and 9955II are trademarks of Prime Computer, Inc.

#### PRINTING HISTORY

First Edition (DOC9474-1LA) January 1985 Update 1 (UPD9474-11A) October 1985 Update 2 (UPD9474-12A) February 1986 Update 3 (UPD9474-13A) April 1986 Second Edition (DOC9474-2LA) August 1987

CREDITS

Editorial: Thelma Henner Project Support: The CPU Group Illustration: Mingling Chang Document Preparation: Kathy Normington Production: Judy Gordon

#### HOW TO ORDER TECHNICAL DOCUMENTS

To order copies of documents, or to obtain a catalog and price list:

#### United States Customers

International

Call Prime Telemarketing, toll free, at 1-800-343-2533, Monday through Friday, 8:30 a.m. to 5:00 p.m. (EST).

Contact your local Prime subsidiary or distributor.

#### CUSTOMER SUPPORT

Prime provides the following toll-free numbers for customers in the United States needing service:

1-800-322-2838 (within Massachusetts) 1-800-541-8888 (within Alaska) 1-800-343-2320 (within other states) 1-800-651-1313 (within Hawaii)

For other locations, contact your Prime representative.

#### SURVEYS AND CORRESPONDENCE

Please comment on this manual using the Reader Response Form provided in the back of this book. Address any additional comments on this or other Prime documents to:

Technical Publications Department Prime Computer, Inc. 500 Old Connecticut Path Framingham, MA 01701

### Contents

|   | ABOUT THIS BOOK  | vii                 |
|---|--|---------------------|
| 1 | INTRODUCTION   |                     |
|   | Addressing Modes<br>Summary of Datatypes and Applicable  | 1-1                 |
|   | Instructions   | 1-5                 |
| 2 | S, R, AND V MODE   |                     |
|   | Introduction<br>Instructions                             | 2-1<br>2-7          |
| 3 | I MODE   |                     |
|   | Introduction<br>Instructions                             | 3–1<br>3–7          |
|   | APPENDICES   |                     |
| А | Condition Code Information                               | A-1                 |
| В | Addressing Information                                   | B-1                 |
|   | Addressing Modes and Formats<br>Address Traps<br>Summary | B-1<br>B-18<br>B-22 |
| С | Instruction Summary Charts                               | C-1                 |
| D | Hardware Considerations in Performance                   | D-1                 |
|   | Instruction Weights<br>Extensions to Instruction Weights | D-2<br>D-7          |
| Ε | Archived Instructions                                    | E-1                 |
| F | 2455 Instruction Sets                                    | F-1                 |

## About This Book

Prime's 50 Series <sup>™</sup> family is a sophisticated group of totally compatible supermini computers. Its members are the Prime:

| 6350™            | 9955 II™ | 9955 ™           | 9950 ™           |
|------------------|----------|------------------|------------------|
| 9755 ™           | 9750 ™   | 9655 ™           | 9650 ™           |
| 2755 ™           | 2655 ™   | 2550 ™           | 2450 ™           |
| 2350 ™           | 2250 TM  | 850 ™            | 750 ™            |
| 650 <sup>™</sup> | 550-II ™ | 550 <sup>™</sup> | 500 <sup>™</sup> |
| <b>450™</b>      | I450 ™   | 400 ™            | 350 ™            |
| 250-II™          | 250 TM   | 150 TM           |                  |

The earlier processors are the 2250, 850, 750, 650, 550-II, 550, 500, 450/, I450, 400, 350, 250-II, 250, and 150.

The 50 Series systems embody an advanced 32-bit architecture that grants the user the ability to perform complex tasks efficiently and quickly. This document describes the 50 Series addressing modes and their instructions from a functional point of view.

#### NOTES TO THE READER

Several groups of people will find this document useful: engineers, programmers, designers, and technicians. To read this book, you should have a basic understanding of computers, but not necessarily of Prime computers. Prime stresses a high degree of compatibility across its product line; therefore, you can apply much of the information contained in this book to other Prime machines, as well as to the 50 Series machines.

#### ORGANIZATION OF THIS GUIDE

This guide describes the instructions for S, R, V, and I addressing modes. Each of these modes is introduced in Chapter 1. This chapter also presents the 50 Series datatypes and their applicable instructions. Chapters 2 and 3 contain detailed information about each instruction -- name, format, mnemonic, and required operands -- and a complete description of each of the instruction's actions.

Chapters 1 through 3 may be summarized as follows:

- Chapter 1 contains brief descriptions of S, R, V, and I addressing modes as well as a summary of datatypes with applicable instructions.
- Chapter 2 is a dictionary of instructions executable in S, R, and V modes.
- Chapter 3 is a dictionary of instructions executable in I mode.

Appendix A discusses the condition codes and their interpretation.

Appendix B presents tables of addressing information.

Appendix C contains summary charts of the instructions.

Appendix D discusses hardware considerations in performance and provides tables of relative instruction weights.

Appendix E has those instructions that have been archived.

Appendix F discusses the instructions sets in relation to the 2455.

#### PRIME DOCUMENTATION CONVENTIONS

The following conventions are used in command formats, statement formats, and in examples throughout this document. Examples illustrate the uses of these commands and statements in typical applications.

| Convention     | Explanation  | Example             |
|----------------|--|---------------------|
| UPPERCASE      | In command formats, words<br>in uppercase indicate the<br>names of commands, options,<br>statements, and keywords.<br>Enter them in uppercase. | CRL                 |
| lowercase      | In command formats, words<br>in lowercase indicate vari-<br>ables for which you must<br>substitute a suitable value.                           | LDA address         |
| Brackets<br>[] | Brackets enclose an optional item.   | [ DISPLACEMENT\16 ] |
| Apostrophe     | An apostrophe preceding a number indicates that the number is in octal.  | '200                |

## **1** Introduction

This chapter briefly describes the S, R, V, and I addressing modes as well as introducing their data representations. Each datatype operation is listed with its S, R, V, and I mode instructions.

#### ADDRESSING MODES

The 50 Series processors support four addressing modes, each of which forms addresses differently. Depending on the program and personal preference, one or two of these modes may be more useful than another. The three most important modes are:

- V, or virtual
- I, or general register
- R, or relative

The fourth mode -- S, or sectored, mode -- is supported for historical reasons.

#### V Mode

V mode performs short and long operations and has a wide variety of registers to use. A short (16-bit) instruction in this mode can reference the first 256 locations of both the stack and link, as well as the 224 locations on either side of the current location in the procedure segment. A long (32-bit) V mode instruction can directly reference all locations in four segments. Indirect addressing can reference all locations in up to 4096 128-Kbyte segments.

#### I Mode

When referencing memory, I mode is similar to 32-bit V mode. The difference is that I mode short operations reference 8 32-bit general purpose registers for use as index registers, accumulators, counters, or the like. I mode long operations have the same referencing power as V mode long operations. They can also use immediate forms and five additional index registers. (This makes a total of 7 index registers that I mode long operations can use.) The index registers are specified by the source register field. General register 0, however, cannot be used for indexing.

General register relative (GRR) is an addressing capability added to 32I mode that speeds up big array accesses and often gives the effect of using general registers as base registers. (This is sometimes called IX mode.) The offset is formed in GRR by adding the displacement to bits 17 to 32 of the source register field. GRR is used by the I mode instructions AIP and LIP. (GRR is not available for the earlier processors listed in "About This Book".)

The C language pointer is used by the I mode instructions ACP, OCP, DCP, ICP, LOC, SOC, and TCNP. The format of this pointer is the same as the indirect pointer, except that bit 4 is redefined as the B (byte) bit. When this bit contains 0, it indicates that bits 1 to 8 (the left byte) of an address contain the character to be used; when this bit contains 1, bits 9 to 16 (the right byte) of an address contain the character. A null pointer is represented by a 0 in bits 4 through 32. (The C language pointer and its instructions are not available for the earlier processors listed in "About This Book".)

Normal effective address formation uses either a base register, indirect pointer (IP) or a general register (for GRR addressing) as the source of the ring field, B bit, and segment number. The C language pointer is well defined for the IP and GRR form. When the base register is the source of the B bit, software depends on finding it reset to zero, pointing to the leftmost byte. While it is possible to set the E bit in a base register using 48-bit IPs to specify 32-bit addresses, this practice is not now done. Future implementations of V and I modes will force bit 4 to zero during effective address formation when the source of the segment is a base register; otherwise it will copy bit 4. R Mode

A <u>sector</u> is a block of 512 (1000 octal) contiguous memory locations. Sector 0 starts on location 0 and ends on location '777; Sector 1 begins on location '1000 and ends on location '1777; and so on.

An R mode instruction can reference any location in Sector 0, as well as a group of locations relative to the current value of the program counter. When the sector bit (S) in an R mode instruction is 0, the instruction can only reference locations in Sector 0. When S is 1, the instruction references locations relative to the current value of the program counter. The range of these relative locations is PC - '360 to PC + '377, inclusive.

Note that an R mode instruction that specifies a location in the range PC - '361 to PC - '400, inclusive, selects a special addressing code, such as stack register.

#### S Mode

Like R mode instructions, S mode instructions contain a sector bit. When S is 0, references are to Sector 0. When S is 1, however, references are <u>only</u> to those locations within the sector containing the instruction.

S mode is a holdover from early Prime machines that were based on the Honeywell 316 and 516 minicomputers. When operating in S mode, the 50 Series processors act exactly as these early machines do.

#### Summary of Addressing Modes

Table 1-1 summarizes addressing information about S, R, V, and I modes. For further information, see Chapter 3 of the <u>System Architecture</u> Reference Guide.

| Mode                       | Address<br>Length | Addressing Range   | # Index <br>  Regs          | Indirection Levels |
|----------------------------|-------------------|--|-----------------------------|--------------------|
| 16S direct                 | l4 bits           | 1024 halfwords   | One I                       |                    |
| 16S indirect               | l4 bits           | 16K halfwords  | One I                       | Multiple           |
| 32S direct                 | 15 bits           | 1024 halfwords   |                             | 1                  |
| 32S indirect               | 15 bits           | 32K halfwords  | One                         | Multiple           |
| 32R direct                 | 15 bits           | 1008 halfwords   | One                         | 1                  |
| 32R indirect               | 15 bits           | 32K halfwords  | One                         | Multiple           |
| 64R direct                 | 16 bits           | 1008 halfwords   | One I                       | 1                  |
| 64R indirect               | 16 bits           | 64K halfwords  | One                         | One                |
| 64V 16-bit<br>instructions | 16 bits           | 64K halfwords:<br>+256 SB relative<br>+256 LB relative<br>+/-256 PC relative<br>+512 PB absolute | One  <br>     <br>     <br> | One i              |
| 64V 32-bit<br>instructions | 28 bits           | 4 segments*  | Two  <br>                   | One i              |
| 64V indirect               | 28 bits           | 4096 segments*   | Two I                       | One I              |
| 321 all                    | 28 bits           | 12 segments*<br>with GRR**   | Seven                       | One I              |
| 321 indirect               | 28 bits           | 4096 segments*   | Seven                       | One                |

Table 1-1 Summary of Addressing Modes

\* All segments contain 128 Kbytes. \*\* Four segments for the 2250 and earlier processors because they have no GRR capability.

#### SUMMARY OF DATATYPES AND APPLICABLE INSTRUCTIONS

The 50 Series systems support several data representations. These representations fall into the major groups:

- Fixed-point data
- Floating-point numbers
- Decimal integers
- Character strings
- Queues

Tables 1-2 and 1-3 list the instructions applicable to the datatype operations (other than queues) available in S, R, V, and I modes. The body of each table shows which instructions perform a specific operation on a specific datatype. For detailed information about each instruction, refer to the instruction dictionaries in Chapters 2 and 3 of this manual. For further information about datatypes, see Chapter 6 of the System Architecture Reference Guide.

When using Tables 1-2 and 1-3, as represents the set of arithmetic conditions [EQ, GE, GT, LE, LT, NE ]. Also, these tables do not include instructions that operate on CBIT, LINK, the condition codes, or queues.

Throughout the rest of this book, R is used to indicate a 32-bit I mode general register, while r indicates bits 1-16 of a 32-bit I mode general register. In addition, A and B represent the S and R mode 16-bit registers; L and E represent the V mode 32-bit registers.

|         |               |           |     | Table 1-2  |    |    |   |      |              |
|---------|---------------|-----------|-----|------------|----|----|---|------|--------------|
| Summary | $\mathbf{of}$ | Datatypes | and | Applicable | S, | R, | V | Mode | Instructions |

|                       | Size of Datatype (in Bits of Register) |             |           |             |                 |                 |                  |              |  |  |
|-----------------------|--|-------------|-----------|-------------|-----------------|-----------------|------------------|--------------|--|--|
|                       | 16<br>(A)                              | 31<br>(A/B) | 32<br>(L) | 64<br>(L/E) | 32FP  <br>(FAC) | 64FP  <br>(DAC) | 128FPI<br>(QAC)I | Dec  <br>(-) |  |  |
| Load from memory      | LDA                                    | DLD         | LDL       |             | FLD             | DFLD            | QFLD             | XMV          |  |  |
| Store to memory       | STA                                    | DST         | STL       |             | FST             | DFST            | QFST             | 1            |  |  |
| Add                   | ADD                                    | DAD         | ADL       |             | FAD             | DFAD            | QFAD             | XAD          |  |  |
| Subtract              | SUB                                    | DSB         | SBL       |             | FSB             | DFSB            | QFSB             | XADI         |  |  |
| Multiply              | MPY                                    |             | MPL       |             | FMP             | DFMP            | QFMP             | XMP          |  |  |
| I Divide I            | DIV                                    |             | DVL       |             | FDV             | DFDV            | QFDV             | XDV          |  |  |
| I Increment I         | IRS,<br>AlA,<br>A2A                    |             |           |             |                 | <br> <br> <br>  | <br> <br>        | 1            |  |  |
| Decrement  <br>       | S1A,<br>S2A                            | <br> <br>   |           |             |                 |                 |                  | 1            |  |  |
| I AND I               | ANA                                    | <br> <br>   | ANL       |             |                 | י<br>ו          |                  | 1            |  |  |
| i OR I                | ORA                                    |             |           | 1<br>       |                 | י<br>ו          |                  |              |  |  |
| XOR                   | ERA                                    |             | ERL       | 1<br>       |                 |                 |                  |              |  |  |
| Complement            | CMA                                    | 1<br> <br>1 | 1<br>     | s<br>1      | <br> <br>1      |                 |                  | 1            |  |  |
| Compare               | CAS,<br>CAZ                            | <br> <br>   |           | <br>        | FCS             | DFCS            | QFC,<br>QFCS     | XCM          |  |  |
| logical test          | Laa                                    | 1<br>1      | ILaa      | 1           | LFaa            | LFaa            |                  |              |  |  |
| Branch                | Baa                                    |             | BLaa      | 2<br>1      | BFaa            | BFaa            |                  |              |  |  |
| Logical left shift    | ALL                                    | 8<br>4<br>1 |           | <br> <br>*  | <br> <br>1      |                 |                  |              |  |  |
| Logical right shift   | ARL                                    | <br> <br>   | IRL       | 1<br>1      | י<br> <br>ו     |                 |                  |              |  |  |
| Arithmetic left shift | ALS                                    |             | LLS       | <br> <br>   | ι<br> <br>1     |                 |                  |              |  |  |
| Arithmetic right      | ARS                                    | I LRS       | I LRS     | <br> <br>   | <br> <br>       | •<br>           |                  | 1            |  |  |
| Rotate left shift     | ALR                                    |             | LLR       | <br>        | <br> <br>       | <br>            | <br>             | <br>         |  |  |

|         |    | 2         | fable | e 1-2 (conti | nue | ed) |        |              |  |
|---------|----|-----------|-------|--------------|-----|-----|--------|--------------|--|
| Summary | of | Datatypes | and   | Applicable   | s,  | R,  | V Mode | Instructions |  |

| <br>  Operation                | Size of Datatype (in Bits of Register) |                |           |             |               |               |                   |              |
|--------------------------------|--|----------------|-----------|-------------|---------------|---------------|-------------------|--------------|
|                                | 16<br>(A)                              | 31<br>(A/B)    | 32<br>(L) | 64<br>(L/E) | 32FP<br>(FAC) | 64FP<br>(DAC) | 128FP <br>  (QAC) | Dec:<br>(-); |
| Rotate right shift             | ARR                                    | <br>           | LRR       | <br> <br>1  |               |               |                   |              |
| Clear                          | CRA                                    | CRL            | CRL       | CRLE        |               |               |                   |              |
| Clear left                     | CAL                                    | CRA            | CRA       | CRL         |               |               |                   |              |
| Clear right                    | CAR                                    | CRB            | CRB       | CRE         |               |               |                   |              |
| Interchange halves             | ICA                                    | IAB            | IAB       | ILE         |               |               |                   |              |
| Interchange and<br>clear left  | ICL                                    | XCA            | XCA       |             |               |               |                   |              |
| Interchange and<br>clear right | ICR                                    | XCB            | XCB       |             |               |               |                   |              |
| Two's complement               | TCA                                    |                | TCL       |             | FCM           | DFCM          | QFCM              | 1            |
| Set sign                       | SSM                                    | SSM            | SSM       |             |               | 1             |                   |              |
| Clear sign                     | SSP                                    | SSP            | SSP       |             |               |               |                   |              |
| Change sign                    | CHS                                    |                | CHS       |             |               |               |                   |              |
| Convert datatypes:             | !<br>                                  | 1              |           |             |               |               |                   |              |
| Integer to floating point      | FLTA                                   | FLOT           | FLTL      |             | <br>          |               |                   |              |
| Floating point to integer      | INTA                                   | INT  <br>      | INTL      |             |               |               | QINQ<br>QIQR      |              |
| Binary to decimal              | XBTD                                   |                | XBID      | XBID        |               |               |                   |              |
| Decimal to binary              | XDTB                                   | 1              | XDIB      | XDIB        |               |               | 1                 | I            |
| Position for integer divide    | ו<br>PIDA ו<br>!                       | I<br>PID  <br> | PIDL      | PIDL        |               | <br> <br>     |                   |              |
| Position after<br>multiply     | ו<br>PIMA ו<br>ו                       | PIM  <br>      | PIML      | PIML        |               | <br> <br>     |                   |              |
| Skips                          | Saa I                                  |                | ł         |             | FSaal         | FSaa          | 1                 | 1            |

| monation             | Size of Datatype (in Bits of Register) |                    |               |                |               |                 |              |  |  |  |
|----------------------|--|--------------------|---------------|----------------|---------------|-----------------|--------------|--|--|--|
|                      | 16  <br>(r)                            | 32<br>(R)          | 64<br>(R/R+1) | 32FP<br>(FAC)  | 64FP<br>(DAC) | 128FP <br>(QAC) | Dec  <br>(-) |  |  |  |
| Load from memory     | LH                                     | L                  |               | FL             | DFL           | QFLD            | XMV          |  |  |  |
| Store to memory      | STH                                    | ST                 |               | FST            | DFST          | QFST            | <br> <br>    |  |  |  |
| Add                  | AH                                     | А                  | 1             | FA             | DFA           | QFAD            | XAD          |  |  |  |
| Subtract             | SH I                                   | S                  | 1             | FS             | DFS           | QFSB            | XAD          |  |  |  |
| Multiply             | MH                                     | М                  |               | FM             | DFM           | QFMP            | XMP          |  |  |  |
| <br>  Divide         | DH I                                   | D                  | <br> <br>1    | FDV            | DFDV          | QFDV            | XDV          |  |  |  |
| Increment            | IMH,  <br>IH1,  <br>IH2                | IM,<br>IR1,<br>IR2 |               |                |               |                 |              |  |  |  |
| <br>  Decrement<br>  | DMH,  <br>DH1,  <br>DH2                | DM,<br>DR1,<br>DR2 |               | <br> <br> <br> |               |                 | <br> <br>    |  |  |  |
| AND                  | NH I                                   | N                  | <br> <br>1    | <br> <br>      |               |                 | 1            |  |  |  |
| I OR                 | OH                                     | 0                  | 1             | 1              |               |                 | 1            |  |  |  |
| I XOR                |  | x                  | 1             | 1              |               |                 |              |  |  |  |
| Complement           | CMH I                                  | CMR                | 1             | 1              |               |                 | 1            |  |  |  |
| Compare              | I CH I                                 | С                  |               | FC             | DFC           | QFC,            | XCM          |  |  |  |
| Logical test         | LHaa                                   | Laa                | r<br> <br>1   | i LFaa         | LFaa          | <br>            |              |  |  |  |
| Branch               | BHaal                                  | BRaa               | ;<br> <br>    | BFaa           | BFaa          | · · ·           |              |  |  |  |
| Logical shift        | , ,<br>, , ,                           | SHL                | <br> <br>1    | 1              | 1<br> <br>1   |                 | 1            |  |  |  |
| Arithmetic shift     | · · ·                                  | SHA                | <br> <br>     | <br> <br>      | <br>          |                 |              |  |  |  |
| '<br>  Shift right l | SHR1                                   | SR1                | 1             | 1              | •<br> <br>    | , I<br>   <br>  |              |  |  |  |
| '<br>  Shift right 2 | SHR2                                   | SR2                | •<br>         | 1<br>          | ,<br> <br>,   |                 | <br> <br>    |  |  |  |
| Shift left l<br>     | SHL1                                   | SL1                |               | 1              |               |                 | <br> <br>    |  |  |  |

Table 1-3 Summary of Datatypes and Applicable I Mode Instructions

Table 1-3 Summary of Datatypes and Applicable I Mode Instructions

| <br>  Oneration                                    | Size          | e of D    | atatype (      | (in Bi        | ts of 1         | Registe           | r)           |
|--|---------------|-----------|----------------|---------------|-----------------|-------------------|--------------|
| <br> <br>  | 16  <br>  (r) | 32<br>(R) | 64<br> (R/R+1) | 32FP<br>(FAC) | 64FP<br> (DAC)  | 128FP <br>  (QAC) | Dec  <br>(-) |
| Shift left 2<br>                                   | SHL2<br>LHL2  | SL2       |                | <br> <br>     | <br> <br>       |                   | <br> <br>    |
| Shift left 3                                       | LHL3          |           |                |               | <br>            |                   |              |
| Rotate   |               | ROT       |                |               |                 |                   |              |
| Clear  |               | CR        |                |               |                 |                   |              |
| Clear left   | CRBL          | CRHL      |                |               |                 |                   | ן<br> <br>י  |
| Clear right  | CRBR          | CRHR      |                |               |                 |                   |              |
| Interchange halves                                 | IRB           | IRH       |                |               |                 |                   |              |
| Interchange and<br>clear left                      | ICBL  <br>    | ICHL      |                |               |                 |                   | 1            |
| Interchange and<br>clear right                     | ICBR          | ICHR      |                |               |                 | <br> <br>         |              |
| Two's complement                                   | TCH           | TC        |                | FCM           | DFCM            | QFCM              |              |
| Set sign   | SSM           | SSM       |                |               |                 |                   |              |
| Clear sign   | SSP           | SSP       |                | 1             | 1               |                   | 1            |
| Change sign  | CHS           | CHS       |                |               |                 |                   |              |
| Convert datatypes:<br>Integer to<br>floating point | FLTH  <br>    | FLT       |                | <br> <br>     | 1<br> <br> <br> | <br> <br> <br>    | 1            |
| Floating point to integer                          | INTH          | INT       |                |               | <br> <br>       | QINQ<br>QIQR      | 1            |
| Binary to decimal                                  | XBID          | XBID      |                |               | <br> <br>       |                   |              |
| Decimal to binary                                  | XDIB          | XDTB      |                |               |                 | ł                 |              |
| Position for integer<br>divide                     | PIDH          | PID       |                |               | <br> <br>       | 1                 | <br> <br>    |
| Position after multiply                            | PIMH          | PIM       |                | <br> <br>     |                 |                   | !            |

# 2 S, R, and V Mode

#### INTRODUCTION

This chapter contains descriptions for all 50 Series instructions used in S, R, and V modes. In the description of each instruction, you will find:

- The instruction mnemonic followed by any arguments.
- The name of the instruction.
- The bit format of the instruction.
- The modes for which the instruction is valid.
- Detailed information describing the instruction's action.
- Information about the how the instruction affects LINK, CBIT, and the condition codes.

#### Notation Conventions

Several abbreviations and symbols are used throughout this dictionary. Table 2-1 defines the dictionary notation.

#### Table 2-1 Dictionary Notation

| Symbol      | Meaning   |
|-------------|---|
| A           | The A register.   |
| ADDRESS     | Encompasses all the elements needed to specify an<br>effective address. This term is used because various<br>addressing types require you to specify the elements<br>in different orders (such as indirect or pre- and<br>post-indexing). |
| AP          | Address pointer.  |
| В           | The 16-bit B register.  |
| BR          | Base register.  |
| СВ          | Class bits.   |
| CBIT        | Bit 1 of the keys.  |
| DAC         | The double precision floating-point accumulator with 48 bits of mantissa and 16 bits of exponent.   |
| Displace-   | The number of halfwords to be added to the base register in to form the effective address.  |
| Е           | The 32-bit E register.  |
| EA          | Effective address.  |
| F           | Floating-point accumulator.   |
| FAC         | The single precision floating-point accumulator with 48 bits of mantissa and 16 bits of exponent.   |
| FAR         | Field address register.   |
| FLR         | Field length register.  |
| Halfword    | A 16-bit unit of memory.  |
| I<br>I<br>I | Indirect bit.   |
| L<br>L      | The 32-bit L register.  |
| LINK        | Bit 3 of the keys. Not used in S and R modes.   |
| Offset<br>  | The number of halfwords from the starting address of a segment.   |

| Symbol | Ι         | Meaning   |
|--------|-----------|---|
| QAC    | <br> <br> | The quad precision floating-point accumulator with 96 bits of mantissa and 16 bits of exponent. |
| skip   |           | Skip next 16-bit halfword before continuing execution.  |
| Word   |           | A 32-bit unit of memory.  |
| X      | 1         | The X register (indexing).  |
| I XB   | 1         | Auxiliary base register.  |
| Y      |           | The Y register (indexing).  |
| m\n    | 1         | Specifies the number of bits, $\underline{n}$ , occupied by field $\underline{m}$ .             |
| . [ ]  |           | Specifies an optional argument.   |

#### Table 2-1 (continued) Dictionary Notation

#### Resumable Instructions

Some assembly language instructions are resumable. When an interrupt is requested during the execution of an instruction, the processor usually services the interrupt at the end of execution before starting the next instruction. Some instructions, however, are too long or too complex for this to be desirable. When an interrupt is requested during one of these resumable instructions, the processor preserves the state of the interrupted instruction, handles the interrupt, then resumes the instruction at the point where the interrupt occurred. Table 2-2 lists the resumable assembly language instructions.

| Tal       | ole | 2-2        |
|-----------|-----|------------|
| Resumable | Ins | structions |

| Instructions                |                    |                           |                            |                              |  |  |
|-----------------------------|--------------------|---------------------------|----------------------------|------------------------------|--|--|
| ARC<br>XD<br>XD<br>XM<br>XM | GT<br>IB<br>V<br>V | XAD<br>XDV<br>ZCM<br>ZMVD | XBID<br>XED<br>ZED<br>ZTRN | XCM<br>XMP<br>ZFIL  <br>STEX |  |  |

These instructions depend on the settings in certain registers to determine whether they are being executed for the first or another time. In addition, some registers may be used for intermediate storage, modifying the previous contents as a side effect. Registers so modified are noted per instruction description.

#### Storing Data Into the V and I Mode Instruction Stream

For the 6350 and 9750 to 9955 II, you must wait five instructions before executing data after any instruction that stores data into memory. If in doubt about the next five instructions (temporally) to be executed, use a mode change instruction to the current addressing mode, such as E64V, to allow the stored data to be executed. The rest of the 50 Series has no such restriction.

#### Instruction Formats

All S, R, and V mode instructions belong to one of the following instruction types:

- S and R Mode Memory Reference, Short
- V Mode Memory Reference, Short
- R Mode Memory Reference, Long
- V Mode Memory Reference, Long
- V Mode Generic AP (Address Pointer)
- S, R, and V Mode Generic Type A
- S, R, and V Mode Generic Type B
- S, R, and V Mode Shift
- S, R, and V Mode Skip

The format of each instruction type is shown in Figure 2-1.

Short and long memory reference instructions have an opcode in bits 3 to 6. The value of this opcode ranges from 1 to '17, inclusive, with the exception of '14, which is reserved for I/O. For opcode '15, the X bit is part of the opcode.

In addition, long memory reference instructions have an opcode extension contained in bits 13 to 14. Generic AP instructions have a generic A or B format (where bits 7 to 16 contain the opcode extension) followed by a 32-bit address pointer. Generic A and B, shift, and skip instructions are 16 bits long, all of which form an opcode. The values of bits 1 and 2 determine the basic instruction type: 11 for Generic A, 00 for Generic B, 01 for shifts, and 10 for skips. Bits 3 to 6 contain 0. Bits 7 to 16 contain an opcode extension. For shifts, bits 10 to 16 of the opcode extension contain the two's complement of the number of shifts to perform.

| 1 2 3 6 7 16   |
|--|
| I I I X I OP I DISPLACEMENT I                          |
| S and R Mode Memory Reference, Short                   |
|  |
| I I I X I OP I 1 I DISPLACEMENT I                      |
| V Memory Mode Reference, Short                         |
| 1 2 3 6 7 12 13 14 15 16 17 32                         |
| IIIX   OPCODE   110000   OPEX   CB   [ OPTIONAL DISP ] |
| R Mode Memory Reference, Long (Extended) Format        |
| 1 2 3 6 7 11 12 13 14 15 16 17 32                      |
| IIIXIOPCODEI11000IYIOPEXIBRIDISPLACEMENTI              |
| 33 48  |
| I AUGMENT CODE* I                                      |
| V Mode Memory Reference, Long Displacement Format      |
| *For quad operations only.                             |

S, R, and V Mode Instruction Formats Figure 2-1

|          | 1 16                           |    |
|----------|--------------------------------|----|
|          | GENERIC A OR B                 |    |
| 17 20 21 | 22 23 24 25 32 33 4            | 48 |
| BIT I I  | 1 0   BR   00000000   OFFSET   |    |
|          | Generic AP Format              |    |
|          | 1 67 16                        |    |
|          | 110000   OPCODE EXT            |    |
|          | S, R, V Modes Generic A Format |    |
|          | 1 67 16                        |    |
|          | OOOOOO   OPCODE EXT            |    |
|          | S, R, V Modes Generic B Format |    |
|          | 1 67 16                        |    |
|          | 010000   OPCODE EXT            |    |
|          | S, R, V Modes Shift Format     |    |
|          | 1 67 16                        |    |
|          | 100000   OPCODE EXT            |    |
|          |                                |    |

#### S, R, and V Mode Instruction Formats Figure 2-1 (continued)

INSTRUCTIONS

AlA Add 1 to A 1100001010000110 (S, R, V mode form)

Adds 1 to the contents of A and stores the result in A. If A initially contains  $(2^{**15})-1$ , an integer exception occurs and the instruction loads  $-(2^{**15})$  into A. If no integer exception occurs, the instruction resets CBIT to O. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

A2A Add 2 to A 1 1 0 0 0 0 0 1 1 0 0 0 1 0 0 (S, R, V mode form)

Adds 2 to the contents of A and stores the result in A. If A initially contains  $(2^{**15})-1$  or  $(2^{**15})-2$ , an integer exception occurs and the instruction loads  $-(2^{**15})+1$  or  $-(2^{**15})$ , respectively, into A. If no exception occurs, the instruction resets CBIT to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

ABQ address Add Entry to Bottom of Queue 1100001111001110 (V mode form) AP\32

Adds the entry contained in A to the bottom of the queue referenced by the AP. (AP points to the queue's QCB.) Sets the condition codes to reflect EQ if the queue is full, or to NE if not full. Leaves the values of CBIT and LINK unchanged. See Chapters 6 and 11 of the <u>System</u> <u>Architecture Reference Guide</u> for more information about queues and queue operations. ACA Add CBIT to A 1100001010001110 (S, R, V mode form)

Adds the value of CBIT to the contents of A and stores the result in A. If the initial value of A is  $(2^{**15})-1$  and CBIT is 1, the instruction loads  $-(2^{**15})$  into A and an integer exception occurs. If no integer exception occurs, the instruction resets CBIT to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

This instruction adds CBIT to bit 16 of A.

 ADD address Add I X 0 1 1 0 1 1 0 0 0 Y 0 0 ER\2 (V mode long) DISPLACEMENT\16
 I X 0 1 1 0 1 1 0 0 0 0 0 0 CE\2 (R mode long) [ DISPLACEMENT\16 ]
 I X 0 1 1 0 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Fetches the 16-bit contents of the location specified by EA and adds them to the contents of A. Stores the results in A.

If the resulting sum is less than or equal to  $(2^{**15})-1$  and greater than or equal to  $-(2^{**15})$ , the instruction resets CBIT to 0. If the sum is greater than or equal to  $2^{**15}$ , an integer exception occurs. If the sum is less than or equal to  $-(2^{**15})-1$ , an integer exception occurs.

When an integer exception occurs, the results are of the opposite sign of the correct answer. In addition, the 16 bits are the 16 LSBs of the correct answer, which needs 17 bits to be correctly represented.

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

At the end of the operation, LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

ADL address
 Add Long
 I X 0 1 1 0 1 1 0 0 0 Y 1 1 BR\2 (V mode form)
 DISPLACEMENT\16

Calculates an effective address, EA. Fetches the 32-bit contents of the location specified by EA and adds them to the contents of L. Stores the results in L.

If the resulting sum is less than or equal to  $(2^{**31})-1$  and greater than or equal to  $-(2^{**31})$ , the instruction resets CBIT to 0. If the sum is greater than or equal to  $2^{**31}$ , an integer exception occurs. If the sum is less than or equal to  $-(2^{**31})-1$ , an integer exception occurs.

When an integer exception occurs, the results are of the opposite sign of the correct answer. In addition, the 32 bits are the 32 LSBs of the correct answer (that needs 33 bits to be correctly represented).

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

At the end of the operation, LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

ADIL Add LINK to L 11000010000000 (V mode form)

Adds the contents of LINK to the contents of L and stores the result in L. If the initial value of L is  $(2^{**}31)-1$  and LINK is 1, an integer exception occurs. When an integer exception occurs, the results are of the opposite sign of the correct answer. In addition, the 32 bits are the 32 LSBs of the correct answer, which needs 33 bits to be correctly represented.

If no integer exception occurs, the instruction resets CBIT to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

This instruction adds the value of LINK to bit 32 of L.

#### ALFA far Add L to FAR 0 0 0 0 0 1 0 1 1 0 0 F 0 0 1 (V mode format)

Adds the two's complement value contained in L to the offset and bit number fields of FAR and stores the result in the specified FAR. Leaves the values of LINK and CBIT indeterminate. The values of the condition codes remain unchanged.

Figure 2-2 shows the format of L and the specified FAR for this instruction.



#### L and FAR Format for ALFA Figure 2-2

#### ALL n A Left Logical 0 1 0 0 0 0 1 1 0 0 N (S, R, V mode form)

Shifts the contents of A left the appropriate number of bits, bringing zeros in through bit 16 as needed. CBIT and LINK contain the value of the last bit shifted out; the values of the other bits shifted out are lost. Leaves the values of the condition codes unchanged. See Chapter 6 of the System Architecture Reference Guide for more information about shifts.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts. ALR n A Left Rotate 0 1 0 0 0 0 1 1 1 0 N\6 (S, R, V mode form)

Shifts the contents of A to the left, rotating bit 1 into bit 16. Stores the result in A. CBIT and LINK contain the value of the last bit rotated into bit 16. Leaves the values of the condition codes unchanged. See Chapter 6 of the <u>System Architecture Reference Guide</u> for more information about shifts.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

ALS n A Arithmetic Left Shift 0100001101N\6 (S, R, V mode form)

Shifts the contents of A to the left, bringing zeros in on the right. Stores the result in A. If bit 1, the sign bit, changes state, the shift has resulted in a loss of significance and produces an integer exception. If no integer exception occurs, the instruction resets CBIT to 0. The value of LINK is indeterminate. Leaves the values of the condition codes unchanged. See Chapter 6 of the <u>System Architecture</u> <u>Reference Guide</u> for more information about shifts.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

 ANA address AND to A

 I X 0 0 1 1 1 1 0 0 0 Y 0 0 ER\2 (V mode long)
 DISPLACEMENT\16
 I X 0 0 1 1 1 1 0 0 0 0 0 0 CE\2 (R mode long)
 [ DISPLACEMENT\16 ]
 I X 0 0 1 1 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Logically ANDs the 16-bit contents of the location specified by EA with the contents of A, and stores the result in A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### ANL address

AND to A Long

 $I X 0 0 1 1 \tilde{1} 1 0 0 0 Y 1 1 BR 2$  (V mode form)

Calculates a 32-bit effective address, EA. Logically ANDs the 32-bit contents of the location specified by EA with the contents of L, and stores the result in L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### ARGT

Argument Transfer 000000110000101 (V mode form)

Transfers arguments from a source procedure to a destination procedure. ARGT is fetched and executed only when the argument transfer phase of a procedure call (PCL) instruction is interrupted or faulted.

To perform a procedure call and argument transfer, the source procedure must contain the PCL instruction followed by a number of argument templates. The destination procedure must begin with the ARGT instruction. When the PCL instruction is executed, control transfers to the destination procedure, and the ARGT instruction uses the templates to form the actual arguments. The arguments are stored in the new stack frame as they are computed. At the end of the ARGT instruction, the values of CBIT, LINK, and the condition codes are indeterminate.

ARGT must be the first executable instruction in any destination procedure that will use arguments. For those procedures whose entry control blocks specify zero arguments, you must omit ARGT or you will destroy the return pointer for PCL, producing indeterminate results.

For more information about argument transfers, refer to the section on procedure calls in Chapter 8 of the <u>System Architecture Reference</u> Guide.

ARL n A Right Logical 0 1 0 0 0 0 1 0 0 N\6 (S, R, V mode form)

Shifts the contents of A right the appropriate number of bits, bringing zeros in through bit 1. CBIT and LINK contain the value of the last bit shifted out; the values of the other bits shifted out are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts. ARR n A Right Rotate 0 1 0 0 0 0 0 1 1 0 N\6 (S, R, V mode form)

Shifts the contents of A to the right, rotating bit 16 into bit 1. CBIT and LINK contain the value of the last bit rotated into bit 1. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

ARS n A Arithmetic Right Shift 0 1 0 0 0 0 0 1 0 1 N\6 (S, R, V mode form)

Shifts the contents of A to the right arithmetically, shifting copies of bit 1, the sign bit, into the vacated bits. CBIT and LINK contain the value of the last bit shifted out; the values of the other bits shifted out are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

ATQ address Add Entry to Top of Queue 1100001111001111 (V mode form) AP\32

Adds the entry contained in A to the top of the queue referenced by the AP. (AP points to the queue's QCB.) Sets the condition codes to reflect EQ if the queue is full, or to NE if not full. Leaves the values of CBIT and LINK unchanged. For more information about queues and queue manipulation, see Chapters 6 and 11 of the <u>System</u> Architecture Reference Guide.

BCEQ address Branch on Condition Code EQ 1100001110000010 (V mode form) ADDRESS\16

If the condition codes reflect equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCGE address Branch on Condition Code GE 1100001110000101 (V mode form) ADDRESS\16

If the condition codes reflect greater than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BOGT address Branch on Condition Code GT 1100001110000001 (V mode form) ADDRESS\16

If the condition codes reflect greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCLE address Branch on Condition Code LE 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 (V mode form) ADDRESS\16

If the condition codes reflect less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BCLT address Branch on Condition Code LT 1100001110000100 (V mode form) ADDRESS\16

If the condition codes reflect less than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCNE address Branch on Condition Code NE 1100001110000011 (V mode form) ADDRESS\16

If the condition codes reflect not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCR address Branch on CBIT Reset to 0 1100001111000101 (V mode form) ADDRESS\16

If CBIT has the value 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If CBIT has the value 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCS address Branch on CBIT Set to 1 1100001111000100 (V mode form) ADDRESS\16

If CBIT has the value 1, the instruction loads the specified address into the program counter. This address must be within the current segment. If CBIT has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. EDX address Branch on Decremented X 1100000111011100 (V mode form) ADDRESS\16

Decrements the contents of X by one and stores the result in X. If the decremented value is not equal to 0, loads the specified address into the program counter. This address must be within the current segment. If the decremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BDY address Branch on Decremented Y 1 1 0 0 0 0 0 1 1 1 0 1 0 1 0 0 (V mode form) ADDRESS\16

Decrements the contents of Y by one and stores the result in Y. If the decremented value is not equal to O, loads the specified address into the program counter. This address must be within the current segment. If the decremented value is equal to O, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BEQ address Branch on A Equal to 0 1 1 0 0 0 0 1 1 0 0 0 1 0 1 0 (V mode form) ADDRESS\16

If the contents of A are equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are not equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BFEQ address Branch on Floating Accumulator Equal to 0 1 1 0 0 0 0 1 1 1 0 0 0 1 0 1 0 (V mode form) ADDRESS\16

If the contents of the floating accumulator are equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are not equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BFEQ works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System Architecture Reference</u> Guide.)

BFGE address Branch on Floating Accumulator Greater Than or Equal to 0 1 1 0 0 0 0 1 1 1 0 0 0 1 1 0 1 (V mode form) ADDRESS\16

If the contents of the floating accumulator are greater than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are less than 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BFGE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System</u> Architecture Reference Guide.)

BFGT address Branch on Floating Accumulator Greater Than 0 1100001110001001 (V mode form) ADDRESS\16

If the contents of the floating accumulator are greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are less than or equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BFGT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System</u> Architecture Reference Guide.)

BFLE address Branch on Floating Accumulator Less Than or Equal to 0 1 1 0 0 0 0 1 1 1 0 0 0 1 0 0 0 (V mode form) ADDRESS\16

If the floating accumulator contents are less than or equal to 0, BFLE loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are greater than 0, execution continues with the next instruction. The condition codes contain the comparison result. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.
BFLE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System Architecture Reference</u> Guide.)

BFLT address
 Branch on Floating Accumulator Less Than 0
 1 0 0 0 0 1 1 1 0 0 0 1 1 0 0 (V mode form)
 ADDRESS\16

If the contents of the floating accumulator are less than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are greater than or equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BFLT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

BFNE address Branch on Floating Accumulator Not Equal to 0 1100001110001011 (V mode form) ADDRESS\16

If the contents of the floating accumulator are not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the floating accumulator contents are equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BFNE works correctly only on normalized or nearly normalized numbers because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

BGE address Branch on A Greater Than or Equal to 0 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 1 (V mode form) ADDRESS\16

If the contents of A are greater than or equal to O, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are less than O, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. This instruction has the same operation as BLGE. BGT address Branch on A Greater Than 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 0 1 (V mode form) ADDRESS\16

If the contents of A are greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are less than or equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BIX address Branch on Incremented X 1 1 0 0 0 0 1 0 1 1 0 1 1 1 0 0 (V mode form) ADDRESS\16

Increments the contents of X by one and stores the result in X. If the incremented value is not equal to 0, loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BIY address Branch on Incremented Y 1 1 0 0 0 0 1 0 1 1 0 1 0 1 0 0 (V mode form) ADDRESS\16

Increments the contents of Y by one and stores the result in Y. If the incremented value is not equal to 0, loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BLE address Branch on A Less Than or Equal to 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 (V mode form) ADDRESS\16

If the contents of A are less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are greater than 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BLEQ address Branch on L Equal to 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 0 (V mode form) ADDRESS\16

If the contents of L are equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are not equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BLGE address Branch on L Greater Than or Equal to 0 1100000110001101 (V mode form) ADDRESS\16

If the contents of L are greater than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are less than 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. This instruction has the same operation as BGE.

BLGT address Branch on L Greater Than 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 (V mode form) ADDRESS\16

If the contents of L are greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are less than or equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BLLE address Branch on L Less Than or Equal to 0 1100000111000000 (V mode form) ADDRESS\16

If the contents of L are less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are greater than 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. BLLT address Branch on L Less Than 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 (V mode form) ADDRESS\16

If the contents of L are less than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are greater than or equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. This instruction has the same operation has BLT.

BLNE address Branch on L Not Equal to 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 (V mode form) ADDRESS\16

If the contents of L are not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the L contents are equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

BLR address Branch on LINK Reset to 0 1100001111000111 (V mode form) ADDRESS\16

If LINK has the value 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If LINK has the value 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ELS address Branch on LINK Set to 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 (V mode form) ADDRESS\16

If LINK has the value 1, the instruction loads the specified address into the program counter. This address must be within the current segment. If LINK has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BLT address Branch on A Less Than 0 1100000110001100 (V mode form) ADDRESS\16

If the contents of A are less than O, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are greater than or equal to O, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged. This instruction has the same operation as BLLT.

BMEQ address Branch on Magnitude Condition EQ 1100001110000010 (V mode form) ADDRESS\16

If the condition codes indicate magnitude equal to 0, the instruction loads the specified address into the program counter, like BCEQ. EMEQ is intended for magnitude comparisons after a compare or subtract instruction. This address must be within the current segment. If the condition codes indicate some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EMGE address Branch on Magnitude Condition GE 1100001111000110 (V mode form) ADDRESS\16

If LINK has the value 1, the instruction loads the specified address into the program counter, like BLS. EMGE is used to determine if the magnitude of the A/L register quantity was greater than or equal to the memory quantity after a compare or subtract instruction. This address must be within the current segment. If LINK has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BMGT address Branch on Magnitude Condition GT 1100001111001000 (V mode form) ADDRESS\16

If LINK is 1 and the condition codes reflect not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If some other condition exists, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BMLE address Branch on Magnitude Condition LE 1 1 0 0 0 0 1 1 1 1 0 0 1 0 0 1 (V mode form) ADDRESS\16

If LINK is 0 or the condition codes reflect equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If some other condition exists, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EMLT address Branch on Magnitude Condition LT 1100001111000111 (V mode form) ADDRESS\16

If LINK has the value 0, the instruction loads the specified address into the program counter, like BLR. BMLT is used to determine if the magnitude of the A/L register quantity is less than the memory quantity after a compare or subtract instruction. This address must be within the current segment. If LINK has the value 1, execution continues with the next instruction. Leaves the values of LINK, CBIT, and the condition codes unchanged.

BMNE address Branch on Magnitude Condition NE 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 (V mode form) ADDRESS\16

If the condition codes indicate magnitude not equal to 0, the instruction loads the specified address into the program counter, like BCNE. BMNE is intended for magnitude comparisons after a compare or subtract instruction. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ENE address Branch on A Not Equal to 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 1 1 (V mode form) ADDRESS\16

If the contents of A are not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the A contents are equal to 0, execution continues with the next instruction. The condition codes contain the result of the comparison. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

CAL Clear A Left Byte 1100001000101000 (S, R, V mode form)

Clears the left byte of A to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

 CALF address Call Fault Handler 000000111000101 (V mode form) AP\32

The address pointer in this instruction is to the ECB of a fault routine. The instruction uses this pointer to transfer control to the fault routine as if the transfer were a normal procedure call with no arguments passed. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapter 10 of the System Architecture Reference Guide for more information.

► CAR

Clear A Right Byte 1100001000100100 (S, R, V mode form)

Clears the right byte of A to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CAS address Compare A and Skip I X 1 0 0 1 1 1 0 0 0 Y 0 0 BR (2 (V mode long))DISPLACEMENT\16 I X 1 0 0 1 1 1 0 0 0 0 0 0 CB (R mode long)[ DISPLACEMENT\16 ]

IX1001DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. For 16-bit two's complement signed values only, compares the contents of the A register to the contents of the location specified by EA and skips as follows:

| Condition                             | Skip                          |
|---------------------------------------|-------------------------------|
| Contents of $A > $ contents of $EA$ . | No skip.                      |
| Contents of A = contents of EA.       | Skip 16 bits (one halfword).  |
| Contents of A < contents of EA.       | Skip 32 bits (two halfwords). |

2-25

The value of CBIT is unchanged. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

CAZ Compare A With 0 1 1 0 0 0 0 0 1 0 0 0 1 1 0 0 (S, R, V mode form)

Compares the contents of A with O. Skips as follows:

| Condition             | Skip                          |
|-----------------------|-------------------------------|
| Contents of $A > 0$ . | No skip.                      |
| Contents of $A = 0$ . | Skip 16 bits (one halfword).  |
| Contents of $A < 0$ . | Skip 32 bits (two halfwords). |

The value of CBIT is unchanged. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

CEA Compute Effective Address 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 (S, R mode form)

Interprets the contents of A as a 16-bit indirect address in the current addressing mode. Calculates an effective address, EA, from the indirect address and loads the final address into A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

OGT Computed GOTO 0 0 0 0 0 1 0 1 1 0 0 1 1 0 0 (V mode form) INTEGER N\16 ERANCH ADDRESS 1\16 ... ERANCH ADDRESS (N-1)\16

If the contents of A are greater than or equal to 1 and less than the specified integer N that follows the opcode, the instruction adds the contents of A to the contents of the program counter to form an address. (The program counter points to the integer N following the opcode.) Loads the contents of the location specified by this address into the program counter. If the contents of A are not within this range, the instruction adds integer N to the contents of the program counter and stores the result in the program counter. The values of CBIT, LINK, and the condition codes are indeterminate.

## Note

Each of the branch addresses following the OGT instruction specifies a location within the current procedure segment.

## CHS

Change Sign 110000000010100 (S, R, V mode form)

Complements bit 1 of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CLS address
 Compare L and Skip
 I X 1 0 0 1 1 1 0 0 0 Y 1 1 BR\2 (V mode form)
 DISPLACEMENT\16

Calculates an effective address, EA. For 32-bit two's complement signed values only, compares the contents of L to the contents of the 32-bit location specified by EA and skips as follows.

#### Condition

Skip

| Contents | of I | י > | contents | of | EA. | No sk | cip | •    |      |             |
|----------|------|-----|----------|----|-----|-------|-----|------|------|-------------|
| Contents | of I | _ = | contents | of | EA. | Skip  | 16  | bits | (one | halfword).  |
| Contents | of I | > ` | contents | of | EA. | Skip  | 32  | bits | (two | halfwords). |

The value of CBIT is unchanged. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

CMA Complement A 11000010000001 (S, R, V mode form)

Forms the one's complement of the contents of A by inverting the value of each bit, and stores the result in A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CRA

Clear A to O

110000000100000 (S, R, V mode form)

Clears the contents of A to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CRB

Clear B to 0 110000000001101 (S, R, V mode form) 110000000001100

Clears the contents of B to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

Opcode '140014 executes both a CRB and a FDBL. This is a conversion aid for P300 programs. This opcode should not be used; it is implemented for compatibility's sake only.

CRE

Clear E to 0 1100001100000100 (V mode form)

Clears the contents of E to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CRL

Clear L to 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 (S, R, V mode form)

Clears the contents of L to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CRLE

Clear L and E to 0 1100001100001000 (V mode form)

Clears the contents of E and L to O. Leaves the values of LINK, CBIT, and the condition codes unchanged.

# CSA Copy Sign of A 110000011010000 (S, R, V mode form)

Sets CBIT equal to the value of bit 1 of A and clears bit 1 of A to 0. The value of LINK is indeterminate. Leaves the values of the condition codes unchanged.

DAD address
 Double Add
 I X 0 1 1 0 1 1 0 0 0 0 0 0 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]
 I X 0 1 1 0 DISPLACEMENT\10 (S, R mode form)

Calculates an effective address, EA. Fetches the 31-bit contents of the location specified by EA and adds them to the 31-bit contents of A and B. Stores the result in A and B.

If the result is greater than or equal to  $2^{**30}$ , an integer exception occurs and the instruction loads bit 1 of A with a 1, and bits 2 to 16 of A and bits 2 to 16 of B with (result -  $(2^{**30})$ ). Bit 1 of B contains 0.

If the result is less than  $-(2^{*}30)$ , an integer exception occurs and the instruction loads bit 1 of A with a 0 and bits 2 to 16 of A and bits 2 to 16 of B with the negative of (result +  $(2^{*}30)$ ). Bit 1 of B contains 0.

If no integer exception occurs, CBIT is reset to 0. At the end of the instruction, LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Notes

1. Bit 17 of each 31-bit integer must be 0. If nonzero, unpredictable results will occur.

- 2. This instruction executes in double precision mode only.
- DBL

Enter Double Precision Mode 0000000000000111 (S, R mode form)

Enters double precision mode by setting bit 2 of the keys to 1. Subsequent LDA, STA, ADD, and SUB instructions manipulate 31-bit integers and are interpreted as DLD, DST, DAD, and DSB, respectively. Leaves the values of CBIT, LINK, and the condition codes unchanged. In V or I mode, bit 2 of the keys has no effect. DFAD address Double Precision Floating Add I X 0 1 1 0 1 1 0 0 0 Y 1 0 BR\2 (V mode long) DISPLACEMENT\16

I X O 1 1 O 1 1 O 0 O 0 1 O CB (R mode long)[ DISPLACEMENT (16 ]

Calculates an effective address, EA. Adds the double precision number in the location specified by EA to the 64-bit contents of the DAC. (See Chapter 6 of the <u>System Architecture Reference Guide</u> for more information.) Normalizes the result and loads it into the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

For 750 and 850 processors, exponent underflow is detected, but exponent overflow is not.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

DFCM

Double Precision Floating Complement 1100000101111100 (R, V mode form)

Forms the two's complement of the double precision number in the DAC and normalizes it if necessary. (See Chapter 6 of the System Architecture Reference Guide.) Stores the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DFCS address Double Precision Floating Point Compare and Skip I X 1 0 0 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long) DISPLACEMENT\16

 $I X 1 0 0 1 1 1 0 0 0 0 1 0 CB \ (R mode long)$ [ DISPLACEMENT \16 ]

Calculates an effective address, EA. Compares the DAC contents (see Chapter 6 of the <u>System Architecture Reference Guide</u>) to the contents of the 64-bit location specified by EA and skips as follows.

| Condition                   | Skip                          |
|-----------------------------|-------------------------------|
| DAC contents > EA contents. | No skip.                      |
| DAC contents = EA contents. | Skip 16 bits (one halfword).  |
| DAC contents < EA contents. | Skip 32 bits (two halfwords). |

The values of CBIT, LINK, and the condition codes are indeterminate. On some processors, DFCS works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages: first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract operation, resulting in a proper comparison.

DFDV address Double Precision Floating Point Divide IX11111000Y10ER\2 (V mode long) DISPLACEMENT\16

I X 1 1 1 1 1 0 0 0 0 1 0 CB (R mode long)[DISPLACEMENT \16]

Calculates an effective address, EA. Divides the contents of the DAC by the contents of the location specified by EA. (See Chapter 6 of the <u>System Architecture Reference Guide.</u>) Normalizes the result and stores the whole quotient in the DAC. An overflow or a divide by 0 causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

DFLD address
 Double Precision Floating Point Load
 I X 0 0 1 0 1 1 0 0 0 Y 1 0 ER\2 (V mode long form)
 DISPLACEMENT\16
 I X 0 0 1 0 1 1 0 0 0 0 1 0 CB\2 (R mode long form)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the 64-bit contents of the location specified by EA into the DAC. (See Chapter 6 of the <u>System</u> Architecture Reference Guide.) Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This instruction does not normalize the result before loading it into the DAC.

DFLX address
 Double Precision Floating Point Load Index
 I 0 1 1 0 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long)
 DISPLACEMENT\16

 $I O I I O I I I O O O O O O O CB \ (R mode long)$  $[ DISPLACEMENT \ 16 ]$ 

Calculates an effective address, EA. Loads the index register, X, with four times the 16-bit contents of the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

DFLX cannot do indexing. See Appendix B for more information.

DFMP address
 Double Precision Floating Point Multiply
 I X 1 1 1 0 1 1 0 0 0 Y 1 0 BR\2 (V mode long)
 DISPLACEMENT\16

IX111011000010CB\2 (R mode long) [DISPLACEMENT\16]

Calculates an effective address, EA. Multiplies the contents of the DAC by the 64-bit contents of the location specified by EA. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Normalizes the result, if necessary, and stores it in the DAC. An overflow causes a floating-point exception; if none occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the DFMP instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DFSB address
 Double Precision Floating Point Subtract
 I X 0 1 1 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long)
 DISPLACEMENT\16

 $I X 0 1 1 1 1 1 0 0 0 0 1 0 CB \ (R mode long)$ [ DISPLACEMENT \16 ]

Calculates an effective address, EA. Subtracts the 64-bit contents of the locations specified by EA from the contents of the DAC. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Loads the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

For 750 and 850 processors, exponent underflow is detected, but exponent overflow is not.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DFST address Double Precision Floating Point Store IX010011000Y10ER\2 (V mode long) DISPLACEMENT\16

 $I X O 1 O O 1 1 O O O 1 O CB \ (R mode long)$ [ DISPLACEMENT \16 ]

Calculates an effective address, EA. Stores the contents of the DAC into the location specified by EA. (See Chapter 6 of the System <u>Architecture Reference Guide</u>.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This instruction does not normalize the result before loading it into the specified memory location. DIV address Divide IX1111100000CB\2 (R mode long) [DISPLACEMENT\16]

IX1111DISPLACEMENT\10 (S mode; R mode short)

Calculates an effective address, EA. Divides the 31-bit contents of A and B by the 16-bit contents of the location specified by EA. Stores the 16-bit quotient in A and the 16-bit remainder in B. The sign of the remainder equals the sign of the dividend.

Overflow occurs when the quotient is less than  $-(2^{**15})$  or greater than  $(2^{**15})-1$ . An overflow or a divide by 0 causes an integer exception. If no integer exception occurs, CBIT is reset to 0. This instruction leaves the values of LINK and the condition codes indeterminate.

If an integer exception occurs when bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DIV address Divide IX11111000Y00ER\2 (V mode long) DISPLACEMENT\16

IX1111DISPLACEMENT\10 (V mode short)

Calculates an effective address, EA. Divides the contents of L by the 16-bit contents of the location specified by EA. Stores the 16-bit quotient in A and the 16-bit remainder in B. The sign of the remainder equals the sign of the dividend.

When the quotient is less than  $-(2^{**15})$  or greater than  $(2^{**15})-1$ , an overflow occurs, causing an integer exception. A divide by 0 also causes an integer exception. If no integer exception occurs, CBIT is reset to 0. This instruction leaves the values of LINK and the condition codes indeterminate.

If the integer exception occurs when bit 8 of the keys is 0, the instruction sets CBIT to 1. If bit 8 is 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DLD address Double Load I X 0 0 1 0 1 1 0 0 0 0 0 CB\2 (R mode long) [ DISPLACEMENT\16 ]

IX0010DISPLACEMENT\10 (S mode; R mode short)

Calculates an effective address, EA. Loads the 16-bit contents of the location specified by EA into A, and the 16-bit contents of the location specified by EA+1 into B. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This instruction executes only in double precision mode.

DRN Double Round From Quad 010000011000000 (V mode form)

Converts the value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 50 to 96 of QAC are not 0, or bit 48 of QAC contains 1, the instruction adds the value of bit 49 to that of bit 48 (unbiased round) and clears bits 49 to 96 of QAC to 0. If any other condition exists, no unbiased rounding occurs but bits 49 to 96 of QAC are still cleared to 0. After any rounding and clearing occurs, the instruction normalizes the result and loads it into bits 1 to 64 of QAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

Note

If DRN is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

# DRNM Double Round From Quad Towards Negative Infinity 1100000101111001 (V mode form)

Converts the value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 49 to 96 of QAC contain zeros, the instruction ends. In any other case, the instruction clears bits 49 to 96 to 0, normalizes the result, and places it in bits 1 to 64 of QAC.

The value of CBIT is unchanged. The values of LINK and the condition codes are indeterminate.

Note

If DRNM is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

DRNP

Double Round From Quad Towards Positive Infinity 010000011000001 (V mode form)

Converts the value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 49 to 96 of QAC contain zeros, the instruction ends. In any other case, the instruction adds 1 to the value contained in bit 48 of QAC, clears bits 49 to 96 to 0, the instruction normalizes the result and places it in bits 1 to 64 of QAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

Note

If DRNP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

## DRNZ Double Round From Quad Towards Zero 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 (V mode form)

Converts the value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 49 to 96 of QAC contain zeros and bit 1 contains 1, the instruction adds 1 to the value contained in bit 48 of QAC, clears bits 49 to 96 to 0, normalizes the result and places it in bits 1 to 64 of QAC. If any other condition exists, no rounding occurs.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

Note

If DRNZ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

DRX

Decrement and Replace X 110000010001000 (S, R, V mode form)

Decrements the contents of X by 1 and stores the result in X. Skips the next memory location if the decremented value is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

DSB address Double Subtract IX0111100000CB\2 (R mode long) [DISPLACEMENT\16]

IX0111DISPLACEMENT\10 (S mode; R mode short)

Calculates an effective address, EA. Fetches the 31-bit integer contained in the locations specified by EA and EA+1 and subtracts it from the 31-bit integer contained in A and B. Stores the result in A and B. If the result is greater than or equal to  $2^{**30}$ , an integer exception occurs and the DSB instruction loads bit 1 of A with 1, and bits 2 to 16 of A and 2 to 16 of B with the absolute value of (result -  $(2^{**30})$ ). Bit 1 of B must be 0.

If the result is less than  $-(2^{*}30)$ , an integer exception occurs and the instruction loads bit 1 of A with a 0, and bits 2 to 16 of A and bits 2 to 16 of B with the negative of (result +  $(2^{*}30)$ ). Bit 1 of B must be 0.

If no integer exception occurs, CBIT is reset to 0. At the end of the instruction, LINK contains the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Notes

- 1. Bit 17 of each 31-bit integer must be 0 or indeterminate results occur.
- 2. This instruction executes in double precision mode only.
- 3. To negate a 31-bit integer, subtract it from 0.
- DST address
   Double Store
   I X 0 1 0 0 1 1 0 0 0 0 0 0 CB\2 (R mode long)
   [ DISPLACEMENT\16 ]
  - I X 0 1 0 0 DISPLACEMENT\10 (S mode; R mode short)

Calculates an effective address, EA. Stores the contents of A at the location specified by EA, and the contents of B at the location specified by EA+1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This instruction executes only in double precision mode.

DVL address Divide Long IX11111000Y11ER\2 (V mode long) DISPLACEMENT\16

Calculates an effective address, EA. Divides the 64-bit contents of L and E by the 32-bit contents of the location specified by EA. Stores the quotient in L and the remainder in E. An overflow or divide by O causes an integer exception. If no integer exception occurs, CBIT is reset to O. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

This note applies only to the 150/250, 450/550/250-II, I450-II, and 2250 processors. When the value '040000 '000000 '000000 '000000 is divided by '100000 '000000, the quotient overflows the hardware (and sets the CBIT to 1) in the early stage of the algorithm even though the final result is not in overflow ('100000 '000000). E16S Enter 16S Mode 000000000001001 (S, R, V mode form)

Sets bits 4 to 6 of the keys to 000. Subsequent S mode instructions may now be interpreted, and 16S address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E321 Enter 321 Mode 0 0 0 0 0 1 0 0 0 0 1 0 0 0 (S, R, V mode form)

Sets bits 4 to 6 of the keys to 100. Subsequent I mode instructions may now be interpreted, and 32I address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E32R Enter 32R Mode 00000100001011 (S, R, V mode form)

Sets bits 4 to 6 of the keys to Oll. Subsequent R mode instructions may now be interpreted, and 32R address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E32S Enter 32S Mode 0000000000001011 (S, R, V mode form)

Sets bits 4 to 6 of the keys to 001. Subsequent S mode instructions may now be interpreted, and 32S address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E64R Enter 64R Mode 0000010001001 (S, R, V mode form)

Sets bits 4 to 6 of the keys to 010. Subsequent R mode instructions may now be interpreted, and 64R address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

► E64V

Enter 64V Mode

Sets bits 4 to 6 of the keys to 110. Subsequent V mode instructions may now be interpreted, and 64V address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAA address Effective Address to A I X 0 0 0 1 1 1 0 0 0 0 0 1 CB 2 (R mode form) DISPLACEMENT\16

Calculates an effective address, EA, and loads it into A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAFA far.address Effective Address to FAR 00000101100FAR0000 (V mode form)  $AP \setminus 32$ 

Builds a 36-bit EA from the 32-bit address pointer contained in the instruction and loads it into the specified FAR. The AP bit field is processed and loaded into the bit portion of the FAR for direct access; indirection uses the bit field in the indirect pointer (if any). Leaves the values of CBIT, LINK, and the condition codes unchanged.

Figure 2-3 shows the format of the EA loaded into the specified FAR.

1 16 17 32 33 36 \_\_\_\_\_ | RING, SEG | WORD # | BIT # | 

> EA Format for EAFA Figure 2-3

EAL address Effective Address to L I X O O O I I I O O O Y O I BR 2 (V mode form)DISPLACEMENT\16

Calculates an effective address, EA, and loads it into L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EALB address Effective Address to LB  $I X 1 0 1 1 1 1 0 0 0 Y 1 0 BR \ (V mode form)$ DISPLACEMENT\16

Calculates an effective address, EA, and loads it into LB. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAXB address Effective Address to XB  $I X 1 0 1 0 1 1 0 0 0 Y 1 0 BR \ge (V mode form)$ DISPLACEMENT\16

Calculates an effective address, EA, and loads it into XB. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EIO address Execute I/O  $I 0 1 1 0 0 1 1 0 0 0 Y 0 1 BR \ (V mode form)$ DISPLACEMENT\16

Calculates an effective address, EA. Executes bits 17 to 32 of EA as if the bits were an extended PIO instruction. If execution is successful, the instruction sets the condition codes as follows:

 $\infty$ Meaning

EO Successful INA, OTA, or SKS instruction

NE Unsuccessful INA, OTA, or SKS; all OCP

Leaves the values of LINK and CBIT unchanged. See Chapter 11 of the System Architecture Reference Guide for more information.

## Note

This is a restricted instruction.

ENB Enable Interrupts 

Enables interrupts by setting bit 1 of the modals to 1. Interrupts remain inhibited for the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

ENB is a restricted instruction.

## ENBL

Enable Interrupts (Local) 0000001000001 (S, R, V mode form)

This 850 instruction performs the same actions as ENB except that it is performed specifically for the local processor. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

ENBL is a restricted instruction.

ENEM Enable Interrupts (Mutual) 0000001000000 (S. R. V mode form)

For the 850, a processor checks the availability of the mutual exclusion lock. If available, the processor releases this lock and enables interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

ENBP Enable Interrupts (Process) 0 0 0 0 0 0 1 0 0 0 0 0 1 0 (S. R. V mode form)

For the 850, a processor checks the availability of the process exchange lock. If available, the processor releases this lock and enables interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

This is a restricted instruction.

ERA address
 Exclusive OR to A

 I X 0 1 0 1 1 1 0 0 0 Y 0 0 BR\2 (V mode long)
 DISPLACEMENT\16
 I X 0 1 0 1 1 1 0 0 0 0 0 0 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]
 I X 0 1 0 1 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Exclusively ORs the contents of the location specified by EA and the contents of A. Stores the results in A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ERL address Exclusive Or to L I X 0 1 0 1 1 1 0 0 0 Y 1 1 BR\2 (V mode long) DISPLACEMENT\16

Calculates an effective address, EA. Exclusively ORs the contents of L with the contents of the 32-bit location specified by EA. Stores the results in L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

FAD address
 Floating Point Add
 I X 0 1 1 0 1 1 0 0 0 Y 0 1 BR\2 (V mode long)
 DISPLACEMENT\16
 I X 0 1 1 0 1 1 0 0 0 0 0 1 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Adds the contents of the location specified by EA to the contents of the FAC. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Stores the result in the FAC and normalizes it if necessary. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FCDQ

Floating Point Convert Double to Quad 1100000101111001 (V mode form)

Clears FAC1 to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

If FCDQ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

FCM Floating Point Complement 1100000101011000 (R, V mode form)

Forms the two's complement of the FAC mantissa and normalizes the result if necessary. (See Chapter 6 of the System Architecture Reference Guide.) Stores the result in the FAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

FCS address
 Floating Point Compare and Skip
 I X 1 0 0 1 1 1 0 0 0 Y 0 1 ER\2 (V mode long)
 DISPLACEMENT\16
 I X 1 0 0 1 1 1 0 0 0 0 0 1 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. In rounding mode, the instruction rounds the contents of DAC, then compares the rounded value to the contents of the memory location specified by EA. In normal mode, no rounding occurs before the compare. (See Chapter 6 of the <u>System</u> <u>Architecture Reference Guide</u> for more information.) The compare results in a skip as follows:

#### Condition

Skip

| FAC contents > EA contents. | No skip.                      |
|-----------------------------|-------------------------------|
| FAC contents = EA contents. | Skip 16 bits (one halfword).  |
| FAC contents < EA contents. | Skip 32 bits (two halfwords). |

The values of CBIT, LINK, and the condition codes are indeterminate.

On some processors, FCS works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages: first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract, resulting in a proper comparison.

FDBL Floating Point Convert Single to Double 1100000000001110 (V mode form)

Converts the single precision floating-point number in the floating accumulator to a double precision floating-point number by loading zeros into bits 33 to 48 of the floating accumulator. Leaves the values of CBIT, LINK, and the condition codes unchanged.

FDV address Floating Point Divide IX11111000Y01ER\2 (V mode long) DISPLACEMENT\16 IX11111000001CE\2 (R mode long) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Divides the contents of the FAC by the contents of the location specified by EA. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Normalizes the result if necessary and stores it in the FAC. A divide by 0 or an overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

The location specified by EA must contain a normalized floating-point number. An unnormalized divisor can cause an error.

FLD address
 Floating Point Load
 I X 0 0 1 0 1 1 0 0 0 Y 0 1 BR\2 (V mode long)
 DISPLACEMENT\16

I X O O 1 O 1 1 0 0 0 0 0 1 CB (R mode long)[ DISPLACEMENT \16 ]

Calculates a 32-bit effective address, EA. Loads the 32-bit contents in the location specified by EA into the FAC without normalizing. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Leaves the values of LINK, CBIT, and the condition codes unchanged.

FLOT Convert Integer to Floating Point 1100000101101000 (R mode form)

Converts the 31-bit integer contained in A and B to a normalized floating-point number and stores the result in the floating accumulator. The values of CBIT, LINK, and the condition codes are indeterminate.

FLTA Convert Integer to Floating Point 1100000101011010 (V mode form)

Converts the 16-bit integer in A to a floating-point number and stores the result in the floating accumulator. The values of CBIT, LINK, and the condition codes are indeterminate.

► FLTL

Convert Long Integer to Floating Point 1100000101011101 (V mode form)

Converts the 32-bit integer in L to a floating-point number and stores the result in the floating accumulator. The values of CBIT, LINK, and the condition codes are indeterminate.

FLX address Floating Load Index I0110111000Y01BR\2 (V mode long) DISPLACEMENT\16 I0110111000001CB\2 (R mode long) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the index register, X, with two times the 16-bit contents of the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

FLX cannot do indexing. See Appendix B for more information.

FMP address Floating Point Multiply IX111011000Y01BR\2 (V mode long) DISPLACEMENT\16

IX111011000001CB\2 (R mode long) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Multiplies the contents of the FAC by the contents of the location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result if necessary and stores it in the FAC. An overflow causes а floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the FMP instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

FRN Floating Point Round 1100000101011100 (R, V mode form)

This instruction operates on and stores all results in the floating accumulator.

For the 2350 to the 9955 II, the following actions occur. If bits 1 to 48 contain 0, then bits 49 to 64 are cleared to 0. If bits 24 and 25 both contain 1, then 1 is added to bit 24, bits 25 to 48 are cleared to 0, and the result is normalized. If bit 25 contains 1 and bits 26 to 48 are not equal to 0, then 1 is added to bit 24, bits 25 to 48 are cleared, and the result is normalized.

For the earlier systems listed in "About This Book", the following actions occur. If bits 1 to 48 contain 0, then bits 49 to 64 are cleared to 0. Otherwise, bit 25 is added to bit 24, bits 25 to 48 are cleared to 0, and the result is normalized.

For all systems, if no floating point exception occurs, sets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FRNM FLoating Point Round Towards Negative Infinity 010000011010000 (V mode form)

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, the instruction ends. If bits 25 to 48 of DAC contain zeros, the instruction ends. In any other case, the instruction clears bits 25 to 48 to 0, normalizes the result, and places it in DAC. If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. (See Chapter 10 of the System Architecture Reference Guide.)

# FRNP Floating Point Round Towards Positive Infinity 010000011000011 (V mode form)

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, the instruction ends. If bits 25 to 48 of DAC contain zeros, the instruction ends. In any other case, the instruction adds 1 to the value contained in bit 24 of DAC, clears bits 25 to 48 to 0, normalizes the result, and places it in DAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FRNZ Floating Point Round Towards Zero 010000011010001 (V mode form)

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, the instruction ends. If bits 25 to 48 of DAC are not zeros and bit 1 contains 1, the instruction adds 1 to the value contained in bit 24 of DAC, clears bits 25 to 48 to zero, normalizes the result, and places it in DAC. If any other condition exists, no rounding occurs.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FSB address
 Floating Point Subtract
 I X 0 1 1 1 1 1 0 0 0 Y 0 1 ER\2 (V mode long)
 DISPLACEMENT\16
 I X 0 1 1 1 1 1 0 0 0 0 0 1 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Subtracts the 32-bit contents of the locations specified by EA from the contents of the FAC. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result if necessary and stores it in the FAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the FSB instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FSGT Floating Point Skip on F Greater Than 0 1100000101001101 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator are greater than O. Leaves the value of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSGT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

► FSLE Floating Point Skip on F Less Than or Equal to 0 1100000101001100 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator are less than or equal to 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSLE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

FSMI Floating Point Skip on F Minus 1100000101001010 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator are less than 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSMI works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

FSNZ
 Floating Point Skip on F Not 0
 1100000101001001 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator are less than or equal to 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSNZ works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

FSPL Floating Point Skip on FAC Plus 1100000101001011 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator are greater than or equal to 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSPL works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System</u> Architecture Reference Guide.)

FST address
 Floating Point Store
 I X 0 1 0 0 1 1 0 0 0 Y 0 1 ER\2 (V mode long)
 DISPLACEMENT\16
 I X 0 1 0 0 1 1 0 0 0 0 0 1 CB\2 (R mode long)

[DISPLACEMENT\16]

Calculates an effective address, EA. Stores the contents of the FAC into the 32-bit location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) If the exponent contained in the FAC is too large to be expressed in 8 bits, a floating-point exception (store
exception) occurs. If no floating-point exception occurs, the instruction resets CBIT to 0. At the end of the instruction, the values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information. In either case, a floating-point exception leaves the contents of the memory location in an indeterminate state.

This instruction does not normalize the result before loading it into the specified memory location unless rounding is enabled.

# ► FSZE

Floating Point Skip on F Equal to 0 1100000101000 (R, V mode form)

Skips the next 16-bit halfword if the contents of the floating accumulator equal 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate. FSZE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

# 

Halts computer operation. The program counter points to the instruction that would have been executed if execution had not been stopped. The supervisor terminal indicates a halt. Leaves the values of CBIT, LINK, and the condition codes unchanged.

This instruction saves the contents of registers in a memory location specified by the RSAVPTR. The contents of RSAVPTR can be accessed by an LDLR/STLR instruction with address '40037. The registers are saved in their physical order. (See Chapter 9 of the <u>System Architecture</u> <u>Reference Guide</u> for the format of these register files.) The saved register file order is shown in Table 2-3.

| 6350,<br>  9750 to 9955 II   | 2350 to 2755,<br>  9650 and 9655   |  |
|--|--|--|
| User Reg Set 3<br>User Reg Set 4<br>User Reg Set 1<br>User Reg Set 2<br>Microcode Reg File,<br>Set 2<br>Indirect Reg Set<br>Microcode Reg File,<br>Set 1<br>DMx Reg File | User Reg Set 1<br>User Reg Set 2<br>User Reg Set 3<br>User Reg Set 3<br>User Reg Set 5<br>User Reg Set 6<br>User Reg Set 6<br>User Reg Set 7<br>User Reg Set 8<br>DMx Reg File<br>Microcode Reg File,<br>Set 1<br>Microcode Reg File,<br>Set 2 | User Reg Set 2<br>User Reg Set 1<br>DMx Reg File<br>Microcode Reg File |

# Table 2-3 Order of Saved Registers after HLT

\* The earlier systems are listed in "About This Book". Of these, the 850 has two ISPs. For each ISP, the order of saved registers is identical to the order shown for the rest of the 50 Series.

Note

This is a restricted instruction.

IAB

Interchange A and B 00000001000001 (S, R, V mode form)

Interchanges the contents of A and B. Leaves the values of LINK, CBIT, and the condition codes unchanged.

► ICA

Interchange Bytes of A Register 1100001011100000 (S, R, V mode form)

Interchanges the bytes of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ICL

Interchange Bytes and Clear Left 11000011001100000 (S, R, V mode form)

Interchanges the bytes of A, then clears the left byte to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# ICR

Interchange Bytes and Clear Right 1100001010100000 (S, R, V mode form)

Interchanges the bytes of A, then clears the right byte to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

► ILE

Interchange L and E 1100001100001100 (S, R, V mode form)

Interchanges the values of E and L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

 IMA address Interchange Memory and A IX101111000Y00ER\2 (V mode long) DISPLACEMENT\16
 IX10111100000CE\2 (R mode long) [DISPLACEMENT\16]
 IX1011DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Interchanges the contents of A and the contents of the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

The IMA instruction is nonatomic, and, especially for dual-stream processors, cannot be used for spin-locks. In these cases, use the STAC instruction instead.

INA function, device Input to A 1 0 1 1 0 0 FUNCTION\4 DEVICE\6 Valid for modes S, R

Loads data from the specified device into A. Leaves the values of CBIT, LINK, and the condition codes unchanged. See Chapter 11 of the System Architecture Reference Guide for more information.

#### Note

This is a restricted instruction.

INBC address Interrupt Notify Beginning, Clear Active Interrupt 0 0 0 0 0 0 1 0 1 0 0 0 1 1 1 1 (V mode form) AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the beginning of the appropriate priority level queue. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts. The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the System Architecture Reference Guide for more information.

## Note

INBC is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INBN address
 Interrupt Notify Beginning
 0 0 0 0 0 1 0 1 0 0 0 1 1 0 1 (V mode form)
 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the beginning of the appropriate priority level queue, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the System Architecture Reference Guide for more information.

Note

This is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INEC address
 Interrupt Notify End, Clear Active Interrupt
 0 0 0 0 0 0 1 0 1 0 0 0 1 1 1 0 (V mode form)
 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the end of the appropriate priority level queue. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts. The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the System Architecture Reference Guide for more information.

### Note

INEC is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INEN address
 Interrupt Notify End
 000000101000 (V mode form)
 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the end of the appropriate priority level queue, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the <u>System Architecture Reference Guide for more information</u>.

#### Note

This is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INH Inhibit Interrupts 000000100000001 (S, R, V mode form)

Inhibits interrupts by setting bit 1 of the modals to 0. Inhibits interrupts until an enable interrupts instruction executes. The processor ignores any interrupt requests that are made over the I/O bus. This instruction takes effect immediately. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

## This is a restricted instruction.

INHL Inhibit Interrupts (Local) 0000001000000001 (S, R, V mode form)

This 850 instruction performs the same actions as INH does. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

INHM Inhibit Interrupts (Mutual) 00000010000000000 (S, R, V mode form)

For the 850, a processor checks the availability of the mutual exclusion lock. If available, the processor sets this lock and inhibits interrupts. Otherwise, it waits for the lock to be released by the other processor and then sets the lock and inhibits interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This is a restricted instruction.

INHP

Inhibit Interrupts (Process) 00000010000000000 (S, R, V mode form)

For the 850, a processor checks the availability of the process exchange lock. If available, the processor sets it and inhibits interrupts. Otherwise, it waits for the lock to be released by the other processor and then sets the lock and inhibits interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This is a restricted instruction.

INK Input Keys 0000000000000100011 (S, R mode form)

Loads the contents of the S and R mode keys into A. Reads the low-order 8 bits of the floating exponent (address trap location 6) register along with the high-order 8 bits of the keys register. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# INT

Convert Floating Point to Integer 1100000101101100 (S, R mode form)

Converts the double precision floating-point number contained in the floating accumulator to a 31-bit integer and stores the result in A and bits 2 to 16 of B. Bit 1 of B (bit 17 of the result) is forced to 0. Ignores the fractional portion of the floating-point number. Overflow occurs if the value in the floating accumulator is less than  $-2^{**}30$  or greater than  $(2^{**}30)-1$ . If overflow occurs, a floating-point exception occurs. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Convert Floating Point to Integer 1100000101011001 (V mode form)

Converts the double precision number contained in the floating accumulator to a 16-bit integer and stores the result in A. Ignores the fractional portion of the floating-point number. For example, -4.5 is converted to -4 and +4.5 is converted to +4. Overflow occurs if the value in the floating accumulator is less than  $-2^{**}15$  or greater than  $(2^{**}15)-1$ . If overflow occurs, a floating-point exception occurs. If no floating-point exception occurs, CBIT is reset to 0.

At the end of this instruction, the B register contents are indeterminate. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

INTL Convert Floating Point to Long Integer 1100000101011011 (V mode form)

Converts the double precision floating-point number contained in the floating accumulator to a 32-bit integer and stores the result in L. Ignores the fractional portion of the floating-point number contained in the floating accumulator. For example, -4.5 is converted to -4 and +4.5 is converted to +4. Overflow occurs if the floating-point number is less than  $-2^{**31}$  or greater than  $(2^{**31})-1$ . If overflow occurs, a floating-point exception occurs. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

 IRS address Increment and Replace Memory IX101011000Y00ER\2 (V mode long) DISPLACEMENT\16
 IX101011000000CB\2 (R mode long) [ DISPLACEMENT\16 ]

IX1010 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Fetches the contents of the location specified by EA, adds 1 (a 16-bit increment), and stores the result back in the location specified by EA. Skips the next location if the incremented value is O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

IRTC Interrupt Return, Clear Active Interrupt 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 (V mode form)

Returns from an interrupt. Restores the state existing before the interrupt by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from the values saved in microcode temporary registers PSWPB and PSWKEYS. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts.

### Note

This is a restricted instruction.

# IRIN Interrupt Return 000000110000001 (V mode form)

Returns from an interrupt. Restores the state existing before the interrupt by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from the values saved in microcode temporary registers PSWPB and PSWKEYS, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt.

## Note

This is a restricted instruction.

IRX Increment and Replace X 110000001001100 (S, R, V mode form)

Increments the contents of X by 1 and stores the result in X. Skips the next 16-bit halfword if the incremented value is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ITLB Invalidate STLB Entry 000000110001101 (V mode form)

Invalidates the STLB entry that corresponds to the virtual address contained in L. The values of CBIT, LINK, and the condition codes are indeterminate. You must execute this instruction whenever you change the page table entry for the given address.

If you change an SDW or DTAR (explained in Chapter 4 of the <u>System</u> <u>Architecture Reference Guide</u>), you usually have to invalidate the entire STLB by issuing the instruction PTLB. A 0 in the segment number portion of L invalidates the IOTLB entry corresponding to the address specified by L.

Note

This is a restricted instruction.

JDX address Jump and Decrement X I 0 1 1 0 1 1 1 0 0 0 0 1 0 CB\2 (R mode long) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Subtracts 1 from the contents of the index register, X. If the decremented value does not equal 0, the instruction loads EA into the program counter. If the decremented value is equal to 0, execution continues with the next sequential instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This instruction cannot do indexing. See Appendix B for more information.

JIX address Increment X and Jump if Not Equal to 0 I 0 1 1 0 1 1 1 0 0 0 0 1 1 CB\2 (R mode form) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Adds 1 to the contents of the index register, X. If the incremented value does not equal 0, the instruction loads EA into the program counter. If the incremented value is equal to 0, execution continues with the next sequential instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This instruction cannot do indexing.

JMP address Jump IX000111000Y00BR\2 (V mode long) DISPLACEMENT\16

I X 0 0 0 1 1 1 0 0 0 0 0 0 CB (R mode long)[ DISPLACEMENT (16 ]

I X 0 0 0 1 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Loads EA into the program counter. Leaves the values of CBIT, LINK, and the condition codes unchanged.

 JST address Jump and Store IX100011000Y00ER\2 (V mode long) DISPLACEMENT\16
 IX100011000000CB\2 (R mode long) [DISPLACEMENT\16]

IX1000DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Stores the contents of the program counter in the location specified by EA. Execution continues at the location EA+1.

The JST instruction truncates the return address according to the addressing mode before storing it. The high-order bits of the memory location are not affected by the store. This allows you to preset the I or X bits in some modes as follows:

| Mode     | Allowed Presets |  |  |
|----------|-----------------|--|--|
| 16S      | I, X            |  |  |
| 32S, 32R | I               |  |  |
| 64R, 64V | none            |  |  |

#### Note

JST cannot be used in shared code. In Ring O, JST inhibits interrupts during execution of the next instruction.

This instruction may call only those subroutines residing in the same procedure segment as the instruction, because only the offset number field of the program counter is saved.

 JSX address Jump and Save in X I 1 1 1 0 1 1 1 0 0 0 Y 1 1 BR\2 (V mode long) DISPLACEMENT\16
 I 1 1 1 0 1 1 1 0 0 0 0 0 1 1 CB\2 (R mode long)

[ DISPLACEMENT\16 ]

Calculates an effective address, EA. Increments the contents of the program counter by 1 and loads the result into X. Loads EA into the program counter. For the 750 and 850, if the value of CB is 2 or 3, then the next 16 bits are skipped. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

JSX cannot do indexing. See Appendix B for more information.

This instruction may call only those subroutines residing in the same procedure segment as the instruction, because only the offset number field of the program counter is saved.

JSXB address
 Jump and Save in XB
 I X 1 1 0 0 1 1 0 0 0 Y 1 0 BR\2
 (V mode long)
 DISPLACEMENT\16
 I X 1 1 0 0 1 1 0 0 0 0 1 0 CB\2
 (R mode long)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the contents of the program counter into XB. Loads EA into the program counter. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction can make subroutine calls outside the current segment as well as within.

 JSY address Jump and Save in Y
 IX110011000Y00ER\2 (V mode long)
 DISPLACEMENT\16

 $I X 1 1 0 0 DISPLACEMENT \setminus 16$  (V mode short)

Calculates an effective address, EA. Loads Y with the location number of the program counter. Loads EA into the program counter. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction may call only those subroutines residing in the same procedure segment as the instruction, because only the offset number field of the program counter is saved.

### LCEQ Load A on Condition Code EQ 1100001101000011 (V mode form)

If the condition codes reflect an equal to condition, the instruction loads A with a 1. If the condition codes reflect a not equal condition, the instruction loads A with a O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# ► LOGE

Load A on Condition Code GE 1100001101000100 (V mode form)

If the condition codes reflect a greater than or equal to condition, the instruction loads A with a 1. If the condition codes reflect a less than condition, the instruction loads A with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# LOGT

Load A on Condition Code GT 1100001101000101 (V mode form)

If the condition codes reflect a greater than condition, the instruction loads with a 1. If the condition codes reflect a less than or equal to condition, the instruction loads A with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# ► LCLE

Load A on Condition Code LE 110000110100001 (V mode form)

If the condition codes reflect a less than or equal to condition, the instruction loads A with a 1. If the condition codes reflect a greater than condition, the instruction loads A with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# LCLT

Load A on Condition Code LT 1100001101000000 (V mode form)

If the condition codes reflect a less than condition, the instruction loads A with a 1. If the condition codes reflect a greater than or equal to condition, the instruction loads A with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# ► LCNE

Load A on Condition Code NE 1100001101000010 (V mode form)

If the condition codes reflect a not equal condition, the instruction loads A with a 1. If the condition codes reflect an equal condition, the instruction loads A with a O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

 LDA address Load A

 X 0 0 1 0 1 1 0 0 0 Y 0 0 BR\2 (V mode long) DISPLACEMENT\16
 X 0 0 1 0 1 1 0 0 0 0 0 0 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

I X 0 0 1 0 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Loads the contents of the location specified by EA into A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LDC flr Load Character 00000101100FLR010 (V mode form)

If the contents of the specified FLR are nonzero, the instruction fetches the single character pointed to by the appropriate FAR and loads it into bits 9 to 16 of A. When the FAR's bit field contains 0, it specifies the left byte (bits 1 to 8) of the 16-bit addressed quantity; when the bit field contains 8, the right byte (bits 9 to 16) is specified. This instruction loads zeros into bits 1 to 8 of A. Updates the contents of the appropriate FAR by 8 so that they point to the next character. Decrements the contents of the specified FLR by 1. Sets the condition codes to NE.

If the contents of the specified FLR are 0, the instruction sets the condition codes to EQ.

The instruction leaves the values of CBIT and LINK unchanged.

Note

This instruction uses FARO when FLRO is specified, and FAR1 when FLRI is specified.

LDL address Load Long I X 0 0 1 0 1 1 0 0 0 Y 1 1 BR (2 (V mode form))DISPLACEMENT\16

Calculates a long (32-bit) effective address, EA. Loads the 32-bit contents of the location specified by EA into L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LDLR address Load L From Addressed Register IX010111000Y01BR/2 (V mode form) DISPLACEMENT\16

Calculates a 32-bit (1-word) effective address, EA. Loads L with the contents of the register file location specified by the offset portion of EA. Bit 2 and bit 12 of the offset portion of EA determine the actions of this instruction:

| Bit 2 | Bit 12 | Action   |
|-------|--------|--|
| 1*    |        | Ignore bit 1 and bits 3 to 9. The offset portion of EA specifies an absolute register number from 0 to '377.         |
| 0*    | 1      | Bits 13 to 16 of the offset portion of EA<br>specify one of the registers '20 to '37 in the<br>current register set. |
| 0     | 0      | Bits 13 to 16 of the offset portion of EA specify one of the registers 0 to '17 in the current register set.         |

\*This is a restricted instruction.

Leaves the values of CBIT and LINK unchanged; the values of the condition codes are indeterminate. See Chapter 9 of the System Architecture Reference Guide for more information on register sets.

 LDX address Load X I 1 1 1 0 1 1 1 0 0 0 Y 0 0 ER\2 (V mode long) DISPLACEMENT\16
 I 1 1 1 0 1 1 1 0 0 0 0 0 0 CE\2 (R mode long) [ DISPLACEMENT\16 ]
 I 1 1 1 0 1 DISPLACEMENT\10 (S, R, V mode short form)

Calculates an effective address, EA. Loads X, the index register, with the contents of the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged. For 750 and 850 processors in R mode only, if CB contains 2 or 3, the first 16 bits of the next instruction will be skipped.

#### Note

LDX cannot specify indexing, though an address calculated in the indirect chain may do so in 16S mode. See Appendix B for more information.



Calculates an effective address, EA. Loads Y with the contents of the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

LDY cannot do indexing. See Appendix B for more information.

LEQ Load A on A Equal to 0 1 1 0 0 0 0 1 0 0 0 0 1 0 1 1 (S, R, V mode form)

If the contents of A are equal to 0, the instruction loads A with a 1. If the contents of A are not equal to 0, the instruction loads A with a O. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LF Load False 110000100001110 (S, R, V mode form)

Loads A with a O. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate.

# LFEQ

Load A on F Equal to 0 1100001001001011 (V mode form)

If the contents of the floating accumulator are equal to 0, the instruction loads A with a 1. If the F contents are not equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFEQ works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFGE

Load A on Floating Accumulator Greater Than or Equal to 0 1100001001001100 (V mode form)

If the contents of the floating accumulator are greater than or equal to 0, the instruction loads A with a 1. If the F contents are less than 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFGE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFGT

Load A on Floating Accumulator Greater Than 0 1100001001001101 (V mode form)

If the contents of the floating accumulator are greater than 0, the instruction loads A with a 1. If the F contents are less than or equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFGT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFLE Load A on Floating Accumulator Less Than or Equal to 0 1100001001001001 (V mode form)

If the contents of the floating accumulator are less than or equal to 0, the instruction loads A with a 1. If the F contents are greater than 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFLE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFLI flr, data Load FLR Immediate 0 0 0 0 0 0 1 0 1 1 0 0 FLR 0 1 1 (V mode form) INTEGER\16

Loads the 16-bit, unsigned integer contained in bits 17 to 32 (the second halfword) of the instruction into the specified FIR. Clears the upper bits of the FIR. Leaves the values of CBIT, LINK, the condition codes, and the associated FAR unchanged.

LFLT Load A on Floating Accumulator Less Than O 1100001001001000 (V mode form)

If the contents of the floating accumulator are less than 0, the instruction loads A with a 1. If the F contents are greater than or equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFLT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFNE Load A on Floating Accumulator Not Equal to 0 1100001001001010 (V mode form)

If the contents of the floating accumulator are not equal to 0, the instruction loads A with a 1. If the F contents are equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LFNE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LGE Load A on Greater Than or Equal to 0 1100000100001100 (S, R, V mode form)

If the contents of A are greater than or equal to 0, the instruction loads A with a 1. If the contents of A are less than 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) This instruction has the same opcode as LIGE.

# LGT

Load A on Greater Than 0 1100000100001101 (S, R, V mode form)

If the A contents are greater than 0, the instruction loads A with 1. If the A contents are less than or equal to 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LIOT address
 Load IOTLB
 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 (V mode form)
 AP\32

Loads a specified IOTLB entry. The following list shows the contents of the LIOT entry and the origin of the information.

# Origin Description

- AP in LIOT Virtual address in I/O segment (calculated from EA).
- Page table Physical address (translation of virtual address) obtained from I/O segment. If the fault bit is set to 1, a page fault occurs.
- L register Target virtual address containing the segment number and page number to be used by procedures accessing this information. This is used to help invalidate the proper locations in the cache. The segment number and low-order 10 bits (offset number in the page) are ignored.

The values of CBIT, LINK, and the condition codes are indeterminate.

### Note

LIOT is a restricted instruction.

LLE Load on A Less Than or Equal to 0 110000010001001 (S, R, V mode form)

If the contents of A are less than or equal to 0, the instruction loads A with 1. If the A contents are greater than 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

LLEQ Load A or

Load A on L Equal to 0 1100001101001011 (V mode form)

If the contents of L are equal to 0, the instruction loads A with a 1. If the contents of L are not equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

LIGE Load A on L Greater Than or Equal to 0 1 1 0 0 0 0 1 0 0 0 0 1 1 0 0 (V mode form)

If the contents of L are greater than or equal to 0, the instruction loads A with a 1. If the contents of L are less than 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.) This instruction has the same op code as LGE.



Load A on L Greater Than 0 1100001101001101 (V mode form)

If the L contents are greater than 0, the instruction loads A with 1. If the L contents are less than or equal to 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

LLL n Long Left Logical 0100001000N\6 (S, R, V mode form)

Shifts the contents of A and B to the left, bringing zeros into bit 16 of B. Shifts bits out of bit 1 of B into bit 16 of A. CBIT and LINK contain the value of last bit shifted out of A; the values of all other bits shifted out of A are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

► LLLE

Load A on L Less Than or Equal to 0 1100001101001001 (V mode form)

If the contents of L are less than or equal to 0, the instruction loads A with 1. If the L contents are greater than 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

# 

Load A on L Less Than 0 1 1 0 0 0 0 0 1 0 0 0 1 0 0 0 (V mode form)

If the contents of L are less than 0, the instruction loads A with 1. If the L contents are greater than or equal to 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.) This instruction has the same operation as LLT.

LINE Load A on L Not Equal to 0 1100001101001010 (V mode form)

If the contents of L are not equal to 0, the instruction loads A with a 1. If the contents of L are equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

LLR n Long Left Rotate 0 1 0 0 0 0 1 0 1 0 N\6 (S, R, V mode form)

Shifts the contents of A and B left, rotating bit 1 of A into bit 16 of B. Bit 1 of B shifts into bit 16 of A. CBIT and LINK contain a copy of the last bit rotated into bit 16 of B. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

LLS n Long Left Shift 0 1 0 0 0 0 1 0 0 1 N\6 (V mode form)

Shifts the 32-bit integer in L left arithmetically, bringing zeros into bit 32. Bits shifted out of bit 1 are lost. If bit 1 changes state, it is interpreted as an overflow and causes an integer exception. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

LLS n Long Left Shift 0 1 0 0 0 0 1 0 0 1 N 6 (S, R mode form)

Shifts the 31-bit integer contained in A and B left arithmetically, bringing zeros into bit 16 of B. Bit 1 of B does not take part in the shift; bit 2 of B is shifted into bit 16 of A. Bits shifted out of bit 1 of A are lost. If bit 1 of A changes state, it is interpreted as an overflow and causes an integer exception. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

LLT Load on A Less Than 0 1100000100001000 (S, R, V mode form)

If the contents of A are less than 0, the instruction loads A with 1. If the A contents are greater than or equal to 0, the instruction loads A with 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.) This instruction has the same operation as LLLT.

# ► LNE

Load on A Not Equal to 0 1100000100001010 (S, R, V mode form)

If the contents of A are not equal to 0, the instruction loads A with a 1. If the contents of A are equal to 0, the instruction loads A with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes contain the result of the comparison. (See Appendix A.)

# LPID Load Process ID 0 0 0 0 0 0 1 1 0 0 0 1 1 1 1 (V mode form)

Loads the process ID from bits 1 to 10 of A into RPID (the process ID register). This contains the 10 most significant bits of the user's address space. Leaves the values of CBIT, LINK, and the condition codes unchanged.

The RPID data is used to update the process ID field of an STLB entry as required. This RPID data is later used during subsequent memory accesses to verify that STLB data is still valid (STLB hit) or not (STLB miss). This register is for internal machine operation, and should not normally be modified by the user.

Note

This is a restricted instruction.

LPSW address
 Load PSW
 0 0 0 0 0 0 1 1 1 0 0 1 0 0 1 (V mode form)
 AP\32

Changes the status of the processor by loading new values into the program counter, keys, and modals. Inhibits interrupts for one instruction.

Addresses a 64-bit (4-halfword) block at the specified location. The block has the following.

| Offset in Block | Contents                |         |        |          |        |
|-----------------|-------------------------|---------|--------|----------|--------|
| 1 to 2          | New program<br>numbers) | counter | (ring, | segment, | offset |
| 3               | New keys                |         |        |          |        |
| 4               | New modals              |         |        |          |        |

LPSW loads the program counter and keys of the currently running process with the contents of the first three offsets (bits 1 to 48), then loads the processor modals with the contents of the fourth offset (bits 49 to 64).

The new value of bit 15 in the keys, the in-dispatch bit, can temporarily halt execution of the current process. This bit is altered by software only during a cold or warm start. If bit 15 is 0, the currently executing process will continue to execute, but at a location defined by the new value of the program counter. If bit 15 is 1, the processor enters the dispatcher and dispatches the ready process with the highest priority. When execution resumes for the process that was temporarily halted, note that execution resumes at the point defined by the value of the new program counter.

Regardless of the value of bit 15, the new value of the modals takes effect immediately, since the modals are associated with the processor, not the process.

This instruction loads the 64 bits (four halfwords) of the register set that the STIR instruction cannot correctly load. STIR does not update the separate hardware registers the processor uses to maintain duplicate information for optimization.

Never use this instruction to change bits 9 to 11 of the modals. These bits specify the current user register set. This means that if you do not know the current value of these bits, you must do the following each time you want to execute an LPSW.

- 1. Inhibit interrupts.
- 2. Read the current values of modal bits 9 to 11 (use LDLR).
- 3. Mask the old values of the modal bits into the new information.
- 4. Load the new information into the modals with an LPSW.

For the two common uses of LPSW, you do not have to perform this sequence, since the values of modal bits 9 to 11 are predictable. When you use LPSW after a Master Clear to turn on processor exchange mode,

bits 9 to 11 are 010 because the processor is always initialized to register set 2. When you use LPSW to return from a fault, check, or interrupt, simply reload the values stored by the break because these values are still correct.

Also note that you should not use LPSW to set bits 16 (the save done bit) or 15 (the in-dispatcher bit) of the keys, unless you are merely loading status following a fault, check, or interrupt. When issuing LPSW after a Master Clear, make sure you load zeros into both of these bits.

#### Note

LPSW is a restricted instruction. This instruction inhibits interrupts during execution of the next instruction.

🕨 LRL n

Long Right Logical 010000000 N\6 (S, R, V mode form)

Shifts the contents of A and B right, bringing zeros into bit 1 of A. Shifts bit 16 of A into bit 1 of B. CBIT and LINK contain the value of the last bit shifted out of B; the values of all other bits shifted out of B are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

🕨 LRR n

Long Right Rotate 01000010 N6 (S, R, V mode form)

Shifts the contents of A and B right, rotating bit 16 of B into bit 1 of A. Shifts bit 16 of A into bit 1 of B. CBIT and LINK contain a copy of the last bit rotated from B to A. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

LRS n Long Right Shift 010000001N\6 (V mode form)

Shifts the 32-bit integer contained in L right arithmetically. Shifts copies of bit 1, the sign bit, into each of the vacated bits. CBIT and LINK contain the value of the last bit shifted out of L; the values of

all other bits shifted out are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

LRS n Long Right Shift 0 1 0 0 0 0 0 0 0 1 N\6 (S, R mode form)

Shifts right arithmetically the 31-bit integer contained in A and B, leaving bit 1 of A unaffected. Bit 1 of B does not take part in the shift; bit 16 of A is shifted into bit 2 of B. Shifts copies of bit 1 of A into each of the vacated bits. CBIT and LINK contain the value of the last bit shifted out of B; the values of all other bits shifted out of B are lost. Leaves the values of the condition codes unchanged.

N contains the two's complement of the number of shifts to perform. If N contains 0, the instruction performs 64 shifts.

LT Load True 1100000100001111 (S, R, V mode form)

Loads A with a 1. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate.

MPL address
 Multiply Long
 I X 1 1 1 0 1 1 0 0 0 Y 1 1 BR\2 (V mode form)
 DISPLACEMENT\16

Calculates an effective address, EA. Multiplies the 32-bit integer in L by the 32-bit integer in the location specified by EA. Stores the 64-bit result in L and E. The 150/250, 450/550/250-II, I450-II, and 2250 processors leave the CBIT and LINK unchanged. The other 50 Series processors reset the CBIT to 0 and leave the value of LINK indeterminate. For all 50 Series processors, the condition codes are unchanged. MPL cannot cause overflow or generate an integer exception.

MPY address Multiply IX111011000Y00ER\2 (V mode long) DISPLACEMENT\16

 $I X 1 1 1 0 DISPLACEMENT \setminus 10$  (V mode short)

Calculates an effective address, EA. Multiplies the 16-bit integer in A by the 16-bit integer in the location specified by EA. Stores the 32-bit result in A and B. Resets the CBIT to 0. The value of LINK is indeterminate. Leaves the values of the condition codes unchanged.

### Note

This instruction cannot cause overflow.

MPY address Multiply IX111011000000CB\2 (R mode long) [DISPLACEMENT\16]

IX1110 DISPLACEMENT\10 (S mode; R mode short)

Calculates an effective address, EA. Multiplies the 16-bit integer in A by the 16-bit integer in the location specified by EA. Loads the 31-bit result in A and B. If the multiplier and multiplicand are both  $-(2^{**}15)$ , an integer exception occurs. If no integer exception occurs, CBIT is reset to 0. The value of LINK is indeterminate. For the 2350 to 9955 II, the condition codes are unchanged. For the earlier processors listed in "About This Book", the values of the condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

NFYB address Notify to Beginning 0 0 0 0 0 1 0 1 0 0 0 1 0 0 1 (V mode form) AP\32

Notifies the semaphore at the address specified by the address pointer in the instruction. Uses LIFO (last in, first out) queueing. Does not clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapter 9 of the System Architecture Reference Guide for more information.

#### Note

This is a restricted instruction.

NFYE address Notify to End 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 (V mode form) AP\32

Notifies the semaphore at the address specified by the address pointer in the instruction. Uses FIFO (first in, first out) queueing. Does not clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information.

#### Note

This is a restricted instruction.

NOP No Operation 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 (S, R, V mode form)

Does nothing. Leaves the values of CBIT, LINK, and the condition codes unchanged.

OCP function, device
 Output Control Pulse
 O 0 1 1 0 0 FUNCTION\4 DEVICE\6 (S, R mode form)

Sends a control pulse to perform the specified function to the specified device. This instruction never skips. Leaves the values of CBIT, LINK, and the condition codes unchanged. See Chapter 11 of the System Architecture Reference Guide for more information.

#### Note

This is a restricted instruction.

 ORA address Inclusive OR IX001111000Y10ER\2 (V mode form) DISPLACEMENT\16

Calculates an effective address, EA. Logically ORs the contents of the location specified by EA and the contents of A and stores the result in A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

OTA function, device Output From A 1 1 1 1 0 0 FUNCTION\4 DEVICE\6 (S, R mode form)

Transfers data from A to the specified device. Leaves the values of CBIT, LINK, and the condition codes unchanged. See Chapter 11 of the System Architecture Reference Guide for more information.

Note

This is a restricted instruction.

OTK
 Output Keys
 00000010000101 (S, R mode form)

Stores the contents of A in the keys. Loads CBIT, LINK, and the condition codes as a result of the operation. Loads the low-order 8 bits of the floating exponent (address trap location 6) register with the low-order 8 bits of A. If this instruction is executed in Ring 0, it inhibits interrupt during execution of the next instruction.

PCL address Procedure Call IX100011000Y10ER\2 (V mode form) DISPLACEMENT\16

Sets CBIT, LINK, and the condition codes to the values contained in the ECB. See Chapter 8 of the System Architecture Reference Guide for a complete description of this instruction.

#### Note

When arguments are to be transferred to the called procedure, this instruction uses X and Y, destroying the previous contents of these registers. XB is updated if an AP has the S bit = 0. The contents of X, Y, and XB remain unchanged if no arguments are transferred. The contents of the condition codes, CBIT, and LINK are not correctly saved in the ECB along with the rest of the caller's keys.

> PID

Position for Integer Divide 000000010001001 (S, R mode form)

Moves the contents of bits 2 to 16 of A into bits 2 to 16 of B. Clears bit 1 of register B to 0 and extends the sign contained in bit 1 of A into bits 2 to 16 of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# > PIDA

Position for Integer Divide 0000000001001101 (V mode form)

Moves the contents of bits 1 to 16 of A into bits 17 to 32 of L. Extends the sign contained in bit 1 of A into bits 2 to 16 of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

> PIDL

Position for Integer Divide Long 0000000011000101 (V mode form)

Moves the contents of L into E and extends the sign contained in bit 1 of L into bits 2 to 32 of L. Leaves the values of CBIT, LINK, and the condition codes unchanged.

PIM Position After Multiply 0000000010000101 (S, R mode form)

Moves bits 2 to 16 of B into bits 2 to 16 of A. This converts a 31-bit integer to a 16-bit integer. Leaves the values of CBIT, LINK, and the condition codes unchanged. Overflow does not cause an integer exception.

PIMA Position After Multiply 000000000001101 (V mode form)

Moves bits 17 to 32 of L into bits 1 to 16 of A. This converts a 32-bit integer to a 16-bit integer. An integer exception occurs if there is an overflow. (This occurs if bits 1 to 17 of L contain a value other than all zeros or all ones before the move.) If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

### Note

To position bits 17 to 32 of L in A, PIMA can modify all 32 bits of L. Since A and B overlap L, this swap means that the contents of B are indeterminate at the end of this instruction.

PIML Position After Integer Multiply Long 000000011000001 (V mode form)

Moves the contents of bits 1 to 32 of E into bits 1 to 32 of L. This converts a 64-bit integer to a 32-bit integer. An overflow causes an integer exception. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

PRIN Procedure Return 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 (V mode form)

Deallocates the stack frame created for the executing procedure and returns to the environment of the procedure that called it.

To deallocate the frame, the instruction stores the current value of the stack base register into the free pointer. It then restores the caller's state by loading the caller's program counter, stack base register, linkage base register, and keys with the values contained in the frame being deallocated. Sets bits 15 to 16 of the keys to 0.

Loads the ring number in the program counter with the current ring number to allow outward returns but prevent inward returns.



L contains the address of a physical page, right justified. Based on the value of L bit 1, PTLB purges either the first 128 locations or a single location. If L bit 1 contains a 1, the instruction performs a complete purge. If L bit 1 contains a 0, the instruction purges the page specified by L. Leaves the values of CBIT, LINK, and the condition codes indeterminate. See Chapters 1, 4, and 11 of the <u>System</u> <u>Architecture Reference Guide</u> for more information about the STLB and IOTLB.

Note

This is a restricted instruction.

On the 750, 850, and 2350 to 9955 II, insert a CRE (Clear E) instruction before PILB. Since PILB uses E as a pointer, the CRE zeros E before PILB manipulates it. If an interrupt occurs during PILB's execution, E points to the location PILB is currently purging. PILB leaves the contents of E in an undefined state at the end of its execution. QFAD address Quad Precision Floating Add I X 0 1 0 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long) DISPLACEMENT\16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

Calculates an effective address, EA. Adds the 112-bit, quad precision number contained in the locations specified by EA to the contents of QAC. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Normalizes the result and loads it into QAC. An overflow or underflow causes a floating-point exception. If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

### Note

If QFAD is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFCM
 Quad Precision Floating Complement
 110000101111000 (V mode form)

Forms the two's complement of the value contained in QAC and normalizes it if necessary. (See Chapter 6 of the System Architecture Reference Guide.) Stores the result in QAC. An underflow or overflow causes a floating-point exception. If no floating-point exception occurs, resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

### Note

If QFCM is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.) QFCS address
 Quad Precision Floating Point Compare and Skip
 I X 0 1 0 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long)
 DISPLACEMENT\16
 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0

Calculates an effective address, EA. Compares the contents of QAC (see Chapter 6 of the <u>System Architecture Reference Guide</u>) to the 112-bit contents of the location specified by EA and skips as shown below.

| Condition                  | Skip                          |
|----------------------------|-------------------------------|
| QAC > EA contents.         | No skip.                      |
| QAC = EA contents.         | Skip 16 bits (one halfword).  |
| $\Theta AC < EA$ contents. | Skip 32 bits (two halfwords). |

The values of CBIT, LINK, and the condition codes are indeterminate. On some processors, QFCS works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages: first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract, resulting in a proper comparison.

#### Note

If QFCS is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFDV address Quad Precision Floating Point Divide I X 0 1 0 1 1 1 0 0 0 Y 1 0 ER\2 (V mode long) DISPLACEMENT\16 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1

Calculates an effective address, EA. Divides the contents of QAC by the 112-bit contents of the location specified by EA. Normalizes the result and stores the whole quotient into QAC. An overflow, underflow, or divide by O causes a floating-point exception. If there is no floating-point exception, resets CBIT to O. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

#### Note

If QFDV is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFLD address Quad Precision Floating Point Load  $I X 0 1 0 1 1 1 0 0 0 Y 1 0 BR \ 2$ (V mode long) DISPLACEMENT\16 00000000000000000

Calculates an extended, augmented effective address, EA. Performs one of the following actions with the value contained in the location specified by EA. Loads bits 1 to 112 into QAC and zeros QAC bits 113 to 128, or loads 128 bits into QAC. In either case, no normalization occurs. (See Chapter 6 of the System Architecture Reference Guide for more information.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

If QFLD is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFLX address Quad Precision Floating Point Load Index I 0 1 1 0 1 1 1 0 0 0 Y 1 1 BR (2 (V mode long))DISPLACEMENT\16

Calculates an effective address, EA. Shifts the 16-bit contents of the location specified by EA to the left three times to multiply the contents by eight. Shifts in zeros on the right and shifts data out on the left first through bit 2 and then bit 1. Leaves the values of CBIT, LINK, and and the condition codes unchanged.

#### Note

QFLX cannot do indexing. See Appendix B for more information.

If QFLX is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)
QFMP address Quad Precision Floating Point Multiply IX010111000Y10ER\2 (V mode long) DISPLACEMENT\16 0000000000000100

Calculates an effective address, EA. Multiplies the contents of QAC by the 112-bit contents of the location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result if necessary and stores it into QAC. An overflow or underflow causes a floating-point exception. If there is no floating-point exception, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

If QFMP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFSB address Quad Precision Floating Point Subtract IX010111000Y10BR\2 (V mode long) DISPLACEMENT\16 00000000000011

Calculates an effective address, EA. Subtracts the contents of the locations specified by EA from the 112-bit contents of QAC. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result if necessary and loads it into QAC. An overflow or underflow causes a floating-point exception. If there is no floating-point exception, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

# Note

If QFSB is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFST address
 Quad Precision Floating Point Store
 I X 0 1 0 1 1 1 0 0 0 Y 1 0 BR\2 (V mode long)
 DISPLACEMENT\16
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

Calculates an effective address, EA. Stores the 128-bit contents of QAC into the 128 bits of memory specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

This instruction does not normalize the result before storing it into the specified memory location.

If QFST is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

Quad to Integer, in Quad Convert 1100000101111010 (V mode form)

Strips the fractional portion of QAC as described in Table 2-4.

#### Table 2-4 QINQ Actions

| Exponent Value                                   | Action   |
|--|--|
| ' 337 <= Exp                                     | No operation.  |
| ' '200 < Exp < '337<br> <br> <br> <br> <br> <br> | <pre>If sign &gt;= 0, strip fractional part of QAC for result. If sign &lt; 0 and fractional part &lt;&gt; 0, strip fractional part of QAC and increment integer portion of QAC by 1. If sign &lt; 0 and fractional part = 0, no action is done.</pre> |
| ' '200 = Exp                                     | <pre>If sign &gt;= 0, result = 0. If sign &lt; 0 and bits 2 to 96 = 0, result = -1. If sign &lt; 0 and bits 2 to 96 &lt;&gt; 0, result = 0.</pre>  |
| '200 > Exp                                       | Result = 0.  |

The QINQ instruction can cause a floating-point exception; an exception does not alter the contents of QAC. If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

## Note

If QINQ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QIQR

Quad to Integer, in Quad Convert Rounded 1100000101111011 (V mode form)

Strips the fractional portion of QAC as described in Table 2-5.

Table 2-5 QIQR Actions

| Exponent Value                    | Action  | 1 |
|-----------------------------------|---|---|
| ' 337 <= Exp                      | No operation.   | - |
| '177 < Exp < '337<br> <br> <br>   | <pre>If sign &gt;= 0, round.* If sign &lt; 0 and fractional part &lt;&gt; 0.5,** round and strip the fractional part of QAC.</pre>  |   |
| ידי Exp = '177<br> <br> <br> <br> | <pre>If sign &gt;= 0, result = 0. If sign &lt; 0 and bits 2 to 96 = 0, result = -1. If sign &lt; 0 and bits 2 to 96 &lt;&gt; 0, result = 0. For all cases increment integer part by 1 if it exists and the most significant bit of QAC = 1.</pre> |   |
| Exp < '177                        | The result is 0.  | ł |

- \* Rounding occurs if the MSB of the QAC fraction is 1. For example, add the MSB of the QAC fraction to itself and carry out to the QAC integer.
- \*\* 0.5 implies a QAC fraction with the MSB = 1 and all other bits = 0.

The QIQR instruction can cause a floating-point exception; an exception does not alter the contents of QAC. If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

Note

If QIQR is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.) RBQ address Remove Entry From Bottom of Queue 1100001111001101 (V mode form) AP\32

The address pointer in this instruction points to the QCB for a queue. The instruction removes the entry from the bottom of the referenced queue and loads it into A. If the queue is not empty, sets the condition codes to NE; if empty, resets A to O and sets the condition codes to EQ. Leaves the values of CBIT and LINK unchanged.

RCB

Reset CBIT to 0 11000001000000 (S, R, V mode form)

Resets CBIT to 0. Leaves the values of LINK and the condition codes unchanged.

RMC Reset Machine Check Flag to 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 (S, R, V mode form)

Resets the MCM flag (bits 15 to 16 of the modals) to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged. Inhibits interrupts during execution of the next instruction.

#### Note

This is a restricted instruction.

RRST address Restore Registers 0 0 0 0 0 0 0 1 1 1 0 0 1 1 1 1 (V mode form) AP\32

Calculates an effective address, EA, from the 32-bit address pointer in the instruction. This specifies the starting address of a save area for the general, floating, and XB registers. The save area format is shown in Table 2-6. Restores the contents of the general, floating, and XB registers from this save area. Bits 1 to 16 of the save area are a save mask, whose format appears in Figure 2-4. A mask bit value of 1 means that the corresponding register had nonzero contents that have been saved in the save area; a mask bit value of 0 means that the corresponding register's contents were 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

| 1 | Offset # | Contents     |
|---|----------|--------------|
|   | 1        | Save mask    |
| Ι | 2 to 5   | FR1 (F)      |
| I | 6 to 9   | FRO          |
| 1 | 10 to 11 | IX, GR7 I    |
| Ι | 12 to 13 | I GR6        |
| T | 14 to 15 | Y, S, GR5    |
| 1 | 15 to 17 | GR4          |
| T | 18 to 19 | E, GR3       |
| I | 20 to 21 | A, B, L, GR2 |
| 1 | 22 to 23 | I GR1 I      |
| Ι | 24 to 25 | I GRO I      |
| ł | 26 to 27 | I XB I       |
|   |          |              |

Table 2-6 RRST Save Area Format

| 1   | 4  | 5   | 6   | 7   | 8 | 9 |   | 10 |   | 11 | - | 12 | 3 | 13  |   | 14   | - | 15 | 16 | ; |
|-----|----|-----|-----|-----|---|---|---|----|---|----|---|----|---|-----|---|------|---|----|----|---|
| 000 | 00 | FR] | . 1 | FRO | 1 | X | I | -  | 1 | Y  | 1 | _  | 1 | E I | L | ,B,A | 1 |    |    | 1 |

# Save Mask Format, RRST and RSAV Instructions Figure 2-4

RSAV address Save Registers 000000111001101 (V mode form) AP\32

Calculates an effective address, EA, from the 32-bit address pointer in the instruction. This specifies the starting address of a save area for the general, floating, and XB registers. The save area format is shown in Table 2-7. Bits 1 to 16 of the save area are a save mask, whose format appears in Figure 2-5. This instruction sets the mask bit of each register as follows: to 1 if the register's contents have a nonzero value; to 0 if a 0 value. Saves the nonzero contents of the general, floating, and XB registers in the save area. Leaves the values of CBIT, LINK, and the condition codes unchanged.

| Offset # | I Contents  |
|----------|-------------|
| 1        | Save mask   |
| 2 to 5   | FR1 (F)     |
| 6 to 9   | I FRO       |
| 10 to 11 | X, GR7      |
| 12 to 13 | I GR6       |
| 14 to 15 | I Y, S, GR5 |
| 15 to 17 | GR4         |
| 18 to 19 | I E, GR3    |
| 20 to 21 | A, B, L, GR |
| 22 to 23 | I GR1       |
| 24 to 25 | I GRO       |
| 26 to 27 | I XB        |

Table 2-7 RSAV Save Area Format

| 1     | 4   | 5  | 6 | 7   | 8 | 9 | 10  | 11 | 12 | 13 | 14    | 15 | 16 |
|-------|-----|----|---|-----|---|---|-----|----|----|----|-------|----|----|
| 1 000 | 0 1 | FR | 1 | FRO | 1 | X | I — | ΙY | -  | ΕI | L,B,A |    |    |

## Save Mask Format, RRST and RSAV Instructions Figure 2-5

RTQ address

Remove Entry From Top of Queue 1100001111001100 (V mode form) AP\32

The address pointer in this instruction is to the QCB for a queue. The instruction removes the entry from the top of the referenced queue, and loads it into A. If the queue is empty, the instruction resets A to O and the condition codes to EQ; if not empty, sets the condition codes to NE. Leaves the values of CBIT and LINK unchanged.

 RTS Reset Time Slice
 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 (V mode form)
 Valid for the 550-II, 750, 850, I450, and new processors.

The A register contains a negative value representing the number of milliseconds in the new time slice. The time slice is determined by counting ITH up every 1.024 milliseconds until zero, when the time

slice ends. Therefore, ITH is the two's complement of the number of milliseconds remaining in the time slice. The elapsed timer contains the total number of 1.024 millisecond units that have elapsed since process creation plus the full count of the current time slice. Combining ITH and ET by addition gives the total elapsed time.

RTS adds the current value of the interval timer (locations 16 to 17 of the PCB) to the contents of the elapsed timer (locations 10 to 11 of the PCB), then subtracts the contents of A from the sum of the timers. Stores the result in the elapsed timer. Loads the contents of A into the interval timer. Leaves the contents of A unchanged. The values of CBIT, LINK, and the condition codes are unchanged.

The addition performed by this instruction is equivalent to the following series of instructions.

| LDA  | ITH           | /* load A with the contents of ITH                      |
|------|---------------|---|
| SUB  | RV            | /* subtract reset value (in RV) from contents of A      |
| PIDA |               | /* sign extend the contents of A into L bits 17 to 32   |
| SRC  |               | /* skip next 16-bit halfword if CBIT is 0 (no overflow) |
| CMA  |               | /* complement A   |
| ADL  | $\mathbf{ET}$ | /* add contents of L and contents of ET                 |
| STL  | $\mathbf{ET}$ | /* store contents of L in ET                            |
| LDA  | RV            | /* load A with reset value                              |
| STA  | ITH           | /* store the reset value into ITH                       |

Note

RTS is a restricted instruction.

SIA Subtract 1 From A 1 1 0 0 0 0 0 0 1 0 0 1 0 0 0 (S, R, V mode form)

Subtracts 1 from the contents of A and stores the result in A. If the number to be decremented is  $-(2^{**}15)$ , an integer exception occurs, and the instruction loads  $(2^{**}15)-1$  into A. If no overflow occurs, the instruction resets CBIT to O. LINK contains the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

S2A Subtract 2 From A 1 1 0 0 0 0 0 1 1 0 0 1 0 0 0 (S, R, V mode form)

Subtracts 2 from the contents of A and stores the result in A. If the number to be decremented is  $-(2^{**15})-1$  or  $-2^{**15}$ , an integer exception occurs and the instruction loads  $(2^{**15})-1$  or  $(2^{**15})-2$ , respectively, into A. If no overflow occurs, the instruction resets CBIT to 0. LINK contains the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

SAR n Skip on A Register Bit Reset to 0 10000001011N\4 (S, R, V mode form)

Skips the next 16-bit halfword if bit n in register A contains O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

N specifies the bit to test. A value of 0 indicates bit 1; 1, bit 2; and so on.

#### Note

The assembler converts n to the octal equivalent of bit number minus 1.

SAS n Skip on A Register Bit Set to 1 100000101011N\4 (S, R, V mode form)

Skips the next 16-bit halfword if bit n in register A contains 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

N specifies the bit to test. A value of 0 indicates bit 1, and so on.

## Note

The assembler converts n to the octal equivalent of bit number minus 1.

SBL address
 Subtract Long
 I X 0 1 1 1 1 1 0 0 0 Y 1 1 BR\2 (V mode form)
 DISPLACEMENT\16

Calculates an effective address, EA. Subtracts the 32-bit integer in the location specified by EA from the contents of L. Stores the results in L. If the result is greater than  $(2^{**31})-1$ , an integer exception occurs and the instruction loads bit 1 of L with a 1 and bits 2 to 32 with (result -  $(2^{**31})$ ).

If the result is less than  $-(2^{*}31)$ , an integer exception occurs and the instruction loads bit 1 of L with a 0 and bits 2 to 32 with the negative of (result +  $(2^{*}31)$ ).

If no overflow occurs, the instruction resets CBIT to 0. The instruction loads LINK with the borrow bit. The condition codes reflect the outcome of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

# SCB

Set CBIT to 1

1100000110000000 (S, R, V mode form)

Sets the value of CBIT to 1. The value of LINK is indeterminate. Leaves the values of the condition codes unchanged. Enters single precision mode by resetting bit 2 of the keys to 0. Subsequent LDA, STA, ADD, and SUB instructions manipulate 16-bit integers. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SGT Skip on A Greater Than O 100000010010000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A are greater than 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Skips the next sequential 16-bit halfword if the specified condition is met. Leaves the values of CBIT, LINK, and the condition codes unchanged.

This instruction allows you to test for several conditions. The table below shows the conditions available to test and information about the associated instruction.

Table 2-8 SKP Conditions

|           | Mnem   |   | Opcode   Condition   |
|-----------|--|---|--|
|           | Mnem<br>NOP<br>SKP<br>SLT<br>SGE<br>SLN<br>SLZ<br>SNE<br>SEQ<br>SS1*<br>SR2*<br>SR2*<br>SR2*<br>SR3*<br>SR3*<br>SR4*<br>SR4*<br>SR4*<br>SS5* |   | Opcode   Condition<br>101000   No operation.<br>100000   Unconditional skip.<br>101400   Skip on bit 1 of A equal to 1.<br>100400   Skip on bit 1 of A equal to 0.<br>101100   Skip on bit 16 of A equal to 1.<br>100100   Skip on bit 16 of A equal to 0.<br>101040   Skip on A not equal to 0.<br>101040   Skip on A not equal to 0.<br>100040   Skip on A equal to 0.<br>100020   Skip on sense switch 1 set to 1.<br>100020   Skip on sense switch 1 reset to 0.<br>101010   Skip on sense switch 2 set to 1.<br>100010   Skip on sense switch 3 set to 1.<br>10004   Skip on sense switch 3 reset to 0.<br>101004   Skip on sense switch 3 reset to 0.<br>101002   Skip on sense switch 4 set to 1.<br>100002   Skip on sense switch 4 set to 1.<br>100002   Skip on sense switch 4 reset to 0.<br>101002   Skip on sense switch 4 reset to 0.<br>101004   Skip on sense switch 4 reset to 0.<br>101004   Skip on sense switch 4 reset to 0.<br>101004   Skip on sense switch 4 reset to 0.<br>101005   Skip on sense switch 4 reset to 0.<br>10105   Skip on sense switch 4 reset to 0.<br>1010 |
| <br> <br> | SR4*<br>SSS*<br>SSR*<br>SSC  |   | 100002   Skip on sense switch 4 reset to 0.<br>101036   Skip on any sense switches set to 1.<br>100036   Skip on all sense switches reset to 0.<br>101001   Skip on CBIT set to 1.   |
| I         | SRC  | 1 | 100001   Skip on CBIT reset to 0.  |

#### Note

#### \*These are restricted instructions.

You do not have to specify the unique mnemonic to test a particular condition; you can specify the SKP mnemonic and give the correct bit configuration for bits 7 to 16 of the desired test. Make sure that you set bit 7 of the SKP instruction properly: if it contains a 1, the skip occurs if any of the specified conditions are true; if it contains a 0, the skip occurs if all of the specified conditions are false.

# SKS function, device Skip on Condition Satisfied 0 1 1 1 0 0 FUNCTION \4 DEVICE \6 (S, R mode form)

Tests for the condition specified in the function field of the instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. See Chapter 11 of the <u>System Architecture Reference Guide</u> for more information.

#### Note

SKS is a restricted instruction.

## SLE Skip if A Less Than or Equal to 0 1000010100000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A are less than or equal to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# SLN

Skip on LSB of A Nonzero 100000100100000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if bit 16 of A is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## SLZ

Skip on LSB of A Zero 10000000100000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the bit 16 in A equals 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# ► SMCR

Skip on Machine Check Reset to 0 10000001000000 (S, R, V mode form)

Skips the next 16-bit halfword if the machine check flag is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

If the processor is operating in machine check mode, this instruction has no meaning; it executes as an unconditional skip.

# SMCS Skip on Machine Check Set to 1 1000001010000000 (S, R, V mode form)

Skips the next 16-bit halfword if the machine check flag is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

If the processer is operating in machine check mode, this instruction has no meaning; it executes as a NOP.

SMI

Skip on A Minus 1000001100000000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A are less than 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SNZ

Skip on A Nonzero 10000100010000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A are not equal to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.



Skip on A Plus 10000010000000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A are greater than or equal to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SRC Skip on CBIT Reset to 0 100000000000001 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of CBIT is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSC Skip on CBIT Set to 1 100000100000001 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of CBIT is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSM Set the Sign of A Minus 1100000101000000 (S, R, V mode form)

Sets bit 1 of A to 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSP

Set the Sign of A Plus 11000000100000 (S, R, V mode form)

Sets bit 1 of A to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSSN

Store System Serial Number 010000011001000 (V mode form)

This instruction is applicable only for the 2350 to the 9955 II. A 14-character system identifier programmed into the processor during manufacturing consists of a 2-character plant location code followed by a 12-digit number. (These characters and numbers are in 7-bit ASCII format.) SSSN writes this system identifier into a 16-halfword block at the address specified by the XB register. (A halfword is 16 bits.) The first 8 halfwords of this block hold the system serial number string as provided by manufacturing; the remaining halfwords are reserved for future expansion and are 0.

Leaves the values of CBIT, LINK, and the condition codes indeterminate.

Note

If SSSN is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)  STA address Store A Into Memory I X 0 1 0 0 1 1 0 0 0 Y 0 0 ER\2 (V mode long) DISPLACEMENT\16
 I X 0 1 0 0 1 1 0 0 0 0 0 0 CE\2 (R mode long) [ DISPLACEMENT\16 ]
 I X 0 1 0 0 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Stores the contents of the A register in the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

STAC address
 Store A Conditionally
 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 (V mode form)
 AP\32

Compares the contents of B with the contents of the location referenced by the specified address pointer. If the two values are equal, the instruction stores the contents of A into that referenced location. If the two values are not equal, execution continues with the next instruction. Leaves the values of CBIT and LINK unchanged. Sets the condition codes to EQ if the store occurs and to NE if not.

The comparison and store will not be separated by execution of other instructions. This means that no instruction can alter the contents of the specified memory location between the compare and the store.

Note

This instruction is useful when two cooperating, sequential processes are manipulating shared data. It is interlocked against direct memory I/O; this means you can use it to interlock a process with a DMA, DMC, or DMQ channel, as well as to interlock a memory location that is possibly accessed by I/O.

SIC flr
 Store Character
 00000101101FLR010 (V mode form)

If the contents of the specified FIR are nonzero, the instruction stores the contents of bits 9 to 16 of A into the character byte pointed to by the appropriate FAR. Updates the contents of the appropriate FAR so that they point to the next character. Decrements the contents of the specified FIR by 1. Sets the condition code NE. If the contents of the specified FLR are 0, the STC instruction sets the condition code EQ and does not store a character.

The STC instruction leaves the values of LINK and CBIT unchanged.

#### Note

When the instruction specifies FLRO, FARO is used; FLR1, FAR1.

STEX Stack Extend 000001011001101 (V mode form)

Extends the length of the procedure stack.

A and B contain a 32-bit number specifying the halfword size of the extension. (A halfword is 16 bits.)

The firmware rounds up the number specified by A and B to an even number of halfwords. The instruction uses this value to allocate a block of memory to the procedure stack. The extension and the initial stack do not have to be contiguous, since there may not have been enough room left in the initial stack to contain a complete frame.

The instruction returns a segment number/offset number in A and B that specifies the starting address of the extension.

The extension is automatically deallocated when the current procedure completes execution. There is no limit on the number of extensions you can make.

A stack fault occurs if there is no room for the extension. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapters 8 and 10 of the <u>System Architecture Reference Guide</u> for more information about this instruction, stacks, and stack faults.

STFA far, address Store FAR 00000101101FAR 000 (V mode form)  $AP \ 32$ 

Stores the specified FAR contents as a hardware recognizable indirect pointer at the memory location referenced by the specified address pointer. If the bit number field of that FAR contains 0, the instruction stores the first 32 bits (2 halfwords) of the pointer and clears the pointer's extend bit to 0. If the bit number field of that FAR does not contain 0, the instruction saves all 48 bits (three halfwords) of the pointer and sets the pointer's extend bit to 1. Leaves the values of CBIT, LINK, and the condition codes indeterminate. STL address
 Store Long
 I X 0 1 0 0 1 1 0 0 0 Y 1 1 ER\2 (V mode form)
 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of L in the 32-bit location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

STLC address Store L Conditionally 0 0 0 0 0 1 0 1 0 0 0 0 1 0 0 (V mode form) AP\32

Calculates an effective address, EA. Stores the contents of L into the 32-bit location specified by EA if and only if the contents of the specified location equal the contents of E. Leaves the values of CBIT and LINK unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

## Note

This instruction is useful when two cooperating, sequential processes are manipulating shared data. It is interlocked against direct memory I/O; this means you can use it to interlock a process with a DMA, DMC, or DMQ channel, as well as to interlock a memory location that is possibly accessed by I/O.

STIR address
 Store L Into Addressed Register
 I X 0 0 1 1 1 1 0 0 0 Y 0 1 BR\2 (V mode form)
 DISPLACEMENT\16

Calculates a 32-bit (1-word) effective address, EA. Stores the contents of L into the register location specified by the offset portion of EA. Bit 2 and bit 12 of the offset portion of EA determine the actions of this instruction as follows.

- Bit 2 Bit 12 Action
  - 1\* ---- Ignore bit 1 and bits 3 to 9. The offset portion of EA specified an absolute register number from 0 to '377.
  - 0\* 1 Bits 13 to 16 of the offset portion of EA specify one of the registers '20 to '37 in the current register set.
  - 0 0 Bits 13 to 16 of the offset portion of EA specify one of the registers 0 to '17 in the current register set.

\*This is a restricted instruction.

STIR leaves the values of CBIT and LINK unchanged; the values of the condition codes are indeterminate. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information about register sets.

#### Note

Do not use the STLR instruction to write into the keys or modals. You can use LPSW or a mode control operation to change either of these registers. Under no circumstances should you try to change the value of the current register set bits contained in the modals.

In addition, do not change the contents of the procedure base register (PB) with this instruction. Use either LPSW or a control transfer. Loading any value other than 0 into PBL will change future effective address calculations for the currently running process.

STPM Store Processor Model Number 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 (V mode form)

Stores the CPU model number and microcode revision number in an 8-halfword field. (A halfword is 16 bits.) XB contains a pointer to the field. The format of the field is shown in Table 2-9.

| Halfword   | Name   | Description   |
|--|--|---|
| 1 to 2<br> <br> | Processor<br>  Model<br>  Number<br> <br> | Contains a code specifying the machine:         0L - 400/500, no       15L - 9950         Rev B microcode       16L - 9650         1L - 400, Rev. B       17L - 2550         microcode       18L - 9955         2L - Reserved       19L - 9750         3L - 350       21L - 2350         4L - 450/550       22L - 2655         5L - 750       23L - 9655         6L - 650       25L - 2450         7L - 250       30L - 9955         8L - 850       31L - 2755         9L - 250-II       34L - 6350         10L - 550-II       42L - 9755 |
| 3 to 4   | Microcode<br>Revision  | Offset 3:       I         Bits 1 to 8       Reserved         Bits 9 to 16       Manufacturing microcode         revision number       I         Offset 4:       I         Bits 1 to 16       Engineering microcode         revision number       I  |
| 5<br> <br>   | Processor<br>  Line<br>  | Specifies options enabled for this machine:         Bits 1 to 15       Reserved; must be 0         Bit 16       Marketing segment         specification bit   |
| 6  | Extended<br>Microcode<br>D   | To be implemented.  |
| 1 7 to 8   |  | Reserved for future use.  |

Table 2-9 STPM Memory Field Format

This instruction leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

## STPM is a restricted instruction.

STTM Store Process Timer 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 (V mode form)

Valid for the 550-II, 850, I450, and 2350 to 9955 II.

The current process time is represented by the sum of the 32-bit elapsed time (stored in the PCB) and the 32-bit interval timer (contained in the CPU hardware). Bit 17 of the elapsed time is equivalent in weight to bit 1 of the interval time. This operation is equivalent to the following sequence of instructions.

| LDIR | PB% + '25 | /* | Get PCB address.              |
|------|-----------|----|-------------------------------|
| ADL  | = '10L    | /* | Offset of elapsed time.       |
| STL  | TEMP1     | /* | Elapsed time address -> Temp. |
| LDLR | PB% + '30 | /* | Read timer.                   |
| IAB  |           | /* | Store low order               |
| STA  | XB% + 2   | /* | 16 bits.                      |
| IAB  |           | /* | Adjust                        |
| PIDA |           | /* | weighting.                    |
| ADL  | TEMP1,*   | /* | Add elapsed time.             |
| STL  | XB% + 0   |    | _                             |

Leaves the values of the CBIT, LINK, and condition codes indeterminate. This instruction is not implemented on the 2250.

STX address
 Store X
 I 0 1 1 0 1 1 1 0 0 0 Y 0 0 BR\2 (V mode long)
 DISPLACEMENT\16
 I 0 1 1 0 1 1 1 0 0 0 0 0 0 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

I 0 1 1 0 1 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Stores the contents of X at the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

STX cannot directly specify indexing, though an address in the indirection chain may do so in 16S mode. See Appendix B for more information.

STY Store Y I 1 1 0 1 1 1 0 0 0 Y 1 0 ER\2 (V mode form) DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of Y at the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

The STY instruction cannot do indexing. See Appendix B for more information.

SUB address
 Subtract
 I X 0 1 1 1 1 1 0 0 0 Y 0 0 BR\2 (V mode long)
 DISPLACEMENT\16

 $I X 0 1 1 1 1 1 0 0 0 0 0 0 CB \ (R mode long)$ [ DISPLACEMENT \16 ]

I X 0 1 1 1 DISPLACEMENT\10 (S mode; R, V mode short)

Calculates an effective address, EA. Fetches the 16-bit integer contained in the location specified by EA and subtracts them from the contents of A. Stores the results in A.

If the result is greater than or equal to  $2^{**15}$ , an integer exception occurs and the instruction sets CBIT to 1 and loads bit 1 of A with a 1 and bits 2 to 16 with (result minus  $(2^{**15})$ ).

If the result is less than  $-2^{**15}$ , an integer exception occurs and the instruction loads bit 1 of A with 0 and bits 2 to 16 with the negative of (result +  $(2^{**15})$ ).

If no overflow occurs, the instruction resets CBIT to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

SVC Supervisor Call 0 0 0 0 0 0 1 0 1 0 0 0 1 0 1 (S, R, V mode form)

Supervisor call. Generates a directed fault. Leaves the values of CBIT, LINK, and the condition codes unchanged.

This instruction allows you to make an operating system request that is addressing mode independent. By software convention, this instruction sends an operation code and pointers to the operating system to generate a fault. For more information, refer to Chapter 10 of the System Architecture Reference Guide.

SZE Skip on A Zero 100000000100000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of A equal O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TAB Transfer A to B 110000011001100 (V mode form)

Transfers the contents of A into B. Leaves the values of CBIT, LINK, and the condition codes unchanged.

 TAK Transfer A to Keys
 00000100001101 (V mode form)

Moves a copy of the contents of A into the keys. Loads CBIT, LINK, and the condition codes as a result of the operation. Resets bits 15 to 16 of the keys to 0.

#### Note

If the new contents of the keys specifies a new addressing mode, the new mode takes effect with the instruction immediately following TAK.

TAX

Transfer A to X 1100000101000100 (V mode form)

Loads X with a copy of the contents of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TAY Transfer A to Y 1100000101000101 (V mode form)

Loads Y with a copy of the contents of A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TBA Transfer B to A

1100000110000100 (V mode form)

Transfers a copy of the contents of B to A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TCA Two's Complement A 1100000100000111 (S, R, V mode form)

Forms the two's complement of the contents of A and stores the result in A. If the number to be complemented is  $-2^{**15}$ , an integer exception occurs and the instruction loads  $-2^{**15}$  into A. If no integer exception occurs, the instruction resets CBIT to O. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

TCL Two's Complement Long 1100001010001000 (V mode form)

Forms the two's complement of the contents of L and stores the result in L. If the number to be complemented is  $-2^{**31}$ , an integer exception occurs and the instruction loads  $-2^{**31}$  into L. If no integer exception occurs, the instruction resets CBIT to O. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

TFLL flr Transfer FLR to L 000000101101FLR011 (V mode form)

Transfers the contents of the specified FIR into L as an unsigned, 32-bit integer. Clears bits 1 to 11 of L to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TKA Transfer Keys to A 0 0 0 0 0 1 0 0 0 0 0 1 0 1 (V mode form)

Moves a copy of the keys into A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# TLFL flr Transfer L to FIR 00000101101FLR001 (V mode form)

Transfers the 32-bit unsigned integer contained in L into the specified FIR. Clears bits 1 to 11 of L to 0 so that bits 1 to 6 of the specified FIR will be 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This instruction allows you to load the specified FIR with a value computed at execution time. The maximum allowable integer you can load is 2\*\*20. This number is 21 bits wide and equals the number of bits in a 64K segment.

TSTQ address
 Test Queue
 1 1 0 0 0 0 1 1 1 1 1 0 1 1 1 1 (V mode form)
 AP\32

The address pointer in this instruction is to the QCB of a queue. This instruction tests the referenced queue and sets A to equal the number of items in the queue. Sets the condition codes to EQ when the queue is empty. If the queue is not empty, sets the condition codes to NE. Leaves the values of CBIT and LINK unchanged.

🕨 TXA

Transfer X to A 1100001000011100 (V mode form)

Transfers a copy of the contents of X to A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TYA

Transfer Y to A 1100001001010100 (V mode form)

Transfers a copy of the contents of Y to A. Leaves the values of CBIT, LINK, and the condition codes unchanged.

WAIT address
 Wait
 0 0 0 0 0 0 0 1 1 0 0 1 1 0 1 (V mode form)
 AP\32

The address pointer in this instruction is to a 16-bit semaphore counter, C. The instruction increments C. If C is greater than O, either the resource is not available, or the event has not occurred. The instruction removes the PCB from the ready list, suspending the process, and adds it to the wait list associated with the semaphore. It then makes the register set available, turns off the process timer, and goes to the dispatcher to find another process to run. The dispatcher enables interrupts.

If C is less than or equal to 0, the currently executing process continues.

If the instruction places the PCB on the wait list, no general registers are saved. This means that a process cannot depend on these registers to be intact after this instruction occurs. This instruction potentially clears the general, floating, and XB registers.

Leaves CBIT, LINK, and the condition codes unchanged.

For more information about semaphores, the dispatcher, PCBs, and wait lists, refer to Chapter 9 of the System Architecture Reference Guide.

Note

This is a restricted instruction.

# XAD Decimal Add 00000100100000 (V mode form)

Performs a decimal arithmetic operation under control of FARO, FAR1, and L.

FARO contains the address of field 1. FARI contains the address of field 2. L contains the control word; fields B and C of the control word specify the decimal operation to be performed, as shown in Table 2-10.

|   | В | 1 | С | 1 | Operation | 1 | Destination |
|---|---|---|---|---|-----------|---|-------------|
| 1 | 0 | I | 0 | I | +F1+F2    | I | F2          |
|   | 0 | ł | 1 | I | +F1-F2    | I | F2          |
| 1 | 1 | I | 0 | Т | -F1+F2    | 1 | F2          |
| I | 1 | T | 1 | I | -F1-F2    | I | F2          |
|   |   |   |   |   |           |   |             |

|     | Table   | 2-10       |
|-----|---------|------------|
| XAD | Decimal | Operations |

The scale differential field in the control word specifies the difference in the decimal point alignment between F1 and F2:

| SD   | Relation of | Fl | and | F2 |
|------|-------------|----|-----|----|
| SD>0 | Fl >        | F2 |     |    |
| SD=0 | Fl =        | F2 |     |    |
| SD<0 | Fl <        | F2 |     |    |

If the T bit contains a 1, the results will be forced positive. For more information about decimal arithmetic, refer to Chapter 6 of the System Architecture Reference Guide.

If the add operation results in an overflow, a decimal exception occurs. If no overflow occurs, the instruction sets CBIT to 0 to indicate success.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FARO, FAR1, FLRO, and FLR1. At the end of the XAD instruction, the contents of these registers is indeterminate. The value of LINK is indeterminate. The condition codes reflect the state of F2 after the decimal operation. (See Appendix A.)

XBID Binary to Decimal Conversion 0000001001100101 (V mode form)

Converts a binary number to a decimal number. FARO contains the decimal field address. L contains the control word.

This instruction uses fields A, E, and H in the control word. H specifies the length of the binary number and its location:

- H Length Location
- 0 16 bits EH register
- 1 32 bits E register
- 2 64 bits DAC register

Converts the specified binary integer to a decimal integer and stores the result in the location specified by FARO. Overflow results in a decimal exception. If no overflow occurs, the instruction resets CBIT to 0. Leaves the value of LINK indeterminate. The values of the condition codes are indeterminate.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FARO, and FLRO. At the end of the instruction, the contents of these registers are indeterminate.

When the source register contains a null string, the destination register will contain all zeros.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

This instruction does not use or modify FAR1, FIR1, or FAC1.

XCA Exchange and Clear A 110000001000100 (S, R, V mode form)

Interchanges the contents of registers A and B, then clears A to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

XCB Exchange and Clear B 11000001000100 (S, R, V mode form)

Interchanges the values of A and B and then clears B to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

XCM

Decimal Compare 0000001001000010 (V mode form)

Compares two decimal numbers and sets the condition codes depending on the result of the compare.

FARO contains the address of field 1 (F1). FAR1 contains the address of field 2 (F2). L contains the control word. This instruction uses fields A, B, C, E, F, G, and H of the control word.

Compares the two specified numbers. The instruction uses the G field of the control field to adjust the two numbers before the compare:

G

# Decision

- >0 Low-order digits of Fl only affect the initial borrow from the low-order digit of F2.
- O Assume Fl is zero-extended with low zeros.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FLRO, and FLR1. At the end of this instruction, the contents of these registers are indeterminate. The CBIT is reset to 0 when there is no decimal exception. (This instruction cannot cause a decimal exception.) Leaves the value of LINK indeterminate. The condition codes reflect the result of the compare, as follows.  $\begin{array}{ccc} \underline{\text{CC}} & \underline{\text{Test Result}} \\ \hline \\ \mathbf{GT} & \mathbf{F2} > \mathbf{F1} \\ \hline \\ \mathbf{EQ} & \mathbf{F2} = \mathbf{F1} \\ \hline \\ \mathbf{LT} & \mathbf{F2} < \mathbf{F1} \end{array}$ 

XDTB Decimal to Binary Conversion 0000001001100110 (V mode form)

Converts a decimal string to a binary string.

FARO contains the address of the decimal string. L contains the control word; this instruction uses the A, E, and H fields. Field H specifies the length of the binary string and its location:

- H Length Destination Register
- 00 16 bits A register
- 01 32 bits L register
- 10 64 bits LIE

Converts the decimal string to a binary string of the specified type and stores it in the specified register. A conversion error causes a decimal exception. Leaves the value of LINK unchanged. The values of the condition codes are indeterminate.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FARO, and FLRO. At the end of this instruction the contents of these registers are indeterminate.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

This instruction does not use or modify FAR1, FLR1, or FAC1.

XDV Decimal Divide 0000001001000111 (V mode form)

Divides a decimal number, D2, by another, D1, and stores the quotient and remainder in the location of D2.

FARO contains the address of D1. FAR1 contains the address of D2. L contains the control word; this instruction uses fields A, B, C, E, F, H, and T.

Both decimal numbers must be in trailing sign embedded format. In addition, D2 must contain a number of leading zeros equal to the length of D1.

The instruction divides the two numbers. After the divide, the location of D2 contains the quotient of length (D2 length - D1 length) followed by the remainder of length (D1 length). Since D2 had leading zeros, no overflow can occur.

If the T bit contains a 1, the results will be forced positive. For more information about decimal arithmetic, refer to Chapter 6 of the System Architecture Reference Guide.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FARO, FAR1, FLRO, and FLR1. At the end of this instruction, the contents of these registers are indeterminate.

If D1 is 0, overflow occurs which causes a decimal exception. Decimal exceptions also occur if D1 or D2 have the incorrect data type or if the length of D2 is less than that of D1. If no overflow occurs, CBIT is reset to 0. At the end of the instruction, LINK and the condition codes contain undefined results.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

 XEC address Execute
 I X 0 0 0 1 1 1 0 0 0 Y 1 0 ER\2 (V mode long)

 DISPLACEMENT\16
 I X 0 0 0 1 1 1 0 0 0 0 1 0 CB\2 (R mode long)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Executes the instruction found at EA, but does not transfer control to that location. Leaves the values of CBIT, LINK, and the condition codes modified as specified by the executed instruction.

The XEC instruction has limited application since all instructions cannot be executed in this way. The XEC instruction is useful for 16-bit register generic instructions such as shifts, rotates, clears, interchanges, and NOPS.

The following instruction types should not be used with XEC since they may not execute properly or will produce undefined results: instructions that change the address mode, program counter, or instruction stream; instructions that cause arithmetic faults; decimal or character instructions; and generic skips.

XED Numeric Edit 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 (V mode form)

Edits the contents of a string under control of a subprogram.

The registers used are L, XB, FARO, FAR1, and FLRO. At the end of the instruction, the contents of these registers and the CBIT, LINK, and condition codes are indeterminate.

FARO contains the address of the source string. The source string must be leading separate sign type and must have at least the same number of decimal digits and the decimal point alignment as called for in the edit subprogram.

FAR1 contains the address of the destination string. Bits 1 to 8 of A contain the floating character; bits 9 to 16, the status register. Bits 1 to 8 of B contain the number of remaining bytes to be processed (used if a fault or interrupt occurs). Bits 9 to 16 of B contain the suppression character whose initial value is determined by bit 12 of the keys ('240 if bit 1 contains 0; '40 if bit 12 contains 1). XB contains the address of the edit subprogram.

The instruction uses an edit subprogram to alter a source string and store the edit result in a destination location(s). To set up, perform a decimal move to correct the type, alignment, and length of the number to be edited. Next, use a LCEQ instruction to set up the initial contents of the register.

Each 16-bit halfword in the edit subprogram has the format shown in Figure 2-6.

|   | 1 | 2 | 3 | 4 |   | 89 |   | 16 |
|---|---|---|---|---|---|----|---|----|
| I | L | 0 | 0 |   | E |    | M |    |
|   |   |   |   |   |   |    |   |    |

# Edit Subprogram Halfword Format Figure 2-6

E is a suboperator;

M is a suboperator modifier.

The XED instruction uses several variables internally to control the edit subprogram. These are shown in Table 2-11.

# Table 2-11 XED Internal Variables

|           | Var  | Definition  |
|-----------|------|---|
|           | SC   | Zero suppression character; contained in B. Initial<br>value is the space character ('240 or '40, depending<br>on whether bit 12 of the keys contains 0 or 1. |
| <br> <br> | FC   | Floating edit character; contained in A. Initial<br>value is not defined.   |
| <br> <br> | SIGN | Sign of the source field. The first character fetch<br>sets up the value of this variable.  |
|           | SIG  | End zero suppression flag.  |

There are 17 edit suboperators, shown in Table 2-12.

# Table 2-12 XED Suboperators

| Subop                                | Mnem                                      | Name and Description  |
|--------------------------------------|---|---|
|                                      | 2S  <br>     <br>     <br>   <br>         | Zero Suppress. Fetches M digits from the source<br>field consecutively, each time checking SIG. If<br>SIG is 1, copies the digit into the destination<br>string. If SIG is 0 and the digit is not 0,<br>inserts the floating character (if defined)<br>and copies the digit into the destination field.<br>If SIG is 0, the digit is not 0, and the<br>floating character is not defined, sets the SIG<br>flag and copies the digit into the destination.<br>If SIG and the digit are both 0, substitutes<br>SC for the 0 digit in the destination field. |
| i 01                                 | I IL                                      | Insert Literal. Copies M into the<br>destination string. Increments XB and FAR1 by 1.   |
| 1 02                                 | SS  | Set Suppress Character. Sets SC to M and increments XB by 1.  |
| 03<br> <br>                          | ICS                                       | Insert Character. If SIG is 1, copies M into the<br>destination string. If SIG is 0, copies SC into<br>the destination string. Increments XB and FAR1<br>by 1.  |
| 04<br> <br> <br> <br> <br> <br> <br> | ID<br> <br> <br> <br> <br> <br> <br> <br> | Insert Digits. If SIG is 0, and FC is defined,<br>copies FC and M digits into the destination field<br>then sets SIG to 1. Increments XB by 1, FARO by<br>M, and FAR1 by M+1. If SIG is 0 and FC is not<br>defined, sets SIG to 1 and copies M digits from<br>the source to the destination; increments XB by<br>1 and both FARO and FAR1 by M. If SIG is 1,<br>copies M digits from the source to the<br>destination and increments XB by 1 and both FARO<br>and FAR1 by M.  |
| 05                                   | ICM<br> <br>                              | <ul> <li>Insert Character if Minus. If SIGN = 1, copies</li> <li>M into the destination string. If SIGN = 1,</li> <li>copies SC into the destination string.</li> <li>Increments both SB and FAR1 by 1.</li> </ul>  |
| 06<br> <br>                          | ICP<br> <br>                              | Insert Character if Plus. If SIGN = 0, copies M         into the destination string. If SIGN = 1,         copies SC into the destination string.         Increments both SB and FAR1 by 1.  |
| 07<br>                               | SFC                                       | Set Floating Character. Sets FC to M and increments XB by 1.  |
| 10                                   | SFP                                       | Set Floating if Plus. If SIGN = 0, sets FC to M. I<br>If SIGN = 1, sets FC to SC. Increments XB by 1. I   |
| i 11                                 | SFM                                       | Set Floating if Minus. If SIGN = 1, sets FC to M.  <br>If SIGN = 0, sets FC to SC. Increments XB by 1.  |

Table 2-12 XED Suboperators (continued)

| Subop                    | i Mnem                        | Name and Description  |
|--------------------------|-------------------------------|---|
| i 12<br>I                | SFS<br> <br>                  | Set Floating to SIGN. If SIGN = 0, sets FC to<br>253. If SIGN = 1, sets FC to 255. Increments<br>XB by 1.   |
| 13<br> <br>              | I<br>I<br>I                   | Jump if Zero. If the condition flag in A = 0,<br>increments XB by 1. If the condition flag in A  <br>= 1, adds M to XB and then increments XB by 1  |
| 14<br> <br>              | FS<br> <br>                   | Fill with Suppression Characters. Copies SC  <br>M times into the destination string. Increments  <br>XB by 1 and FAR1 by M.  |
| 15<br> <br> <br>         | SF<br> <br> <br>              | Set Significance. If SIG = 0 and FC <> 0, inserts  <br>FC into the destination string, sets SIG to 1,  <br>and increments XB and FAR1 by 1. If SIG = 0 and  <br>FC = 0, sets SIG to 1 and increments XB and FAR1  <br>by 1. If SIG = 1, increments XB by 1  |
| 16<br> <br>              |                               | Insert Sign. If SIGN = 0, copies '253 into the<br>destination string. If SIGN = 1, copies '255  |
| 17<br> <br> <br> <br>    | SD  <br>     <br>     <br>    | Suppress Digits. Fetches M digits from the source  <br>string and checks if they are '260. If the source  <br>digit = '260, inserts SC into the destination  <br>string. If the source digit <> '260, copies the  <br>source digit into the destination string.  <br>Increments XB by 1 and both FARO and FARI by M                                 |
| 20<br>     <br>     <br> | EBS  <br> <br> <br> <br> <br> | Embed Sign. Fetches M digits from the source<br>string. If SIGN = 0, copies each digit into the<br>destination string. If SIGN = 1, embeds a minus<br>sign into each digit before copying it into the<br>destination string. Table 6-15 shows the<br>characters used to represent the sign/digit<br>combinations. A } symbol represents negative 0. |
XMP Decimal Multiply 0000001001000100 (V mode form)

Multiplies one decimal number, M, by another, D1, and stores the result in D2's location in memory. M is right justified in field D2 at the start of the operation.

FARO contains the address of D1. FAR1 contains the address of D2. L contains the control word; this instruction uses fields A, B, C, E, F, G, H, and T. Field G, the scale differential, must contain the number of decimal digits in M.

The number of decimal digits in D2 is greater than or equal to the number of decimal digits in D1 plus the number of decimal digits in M (specified by G). Normally, the digits to the left (more significant side) of M are zeros. If this is not the case, then a partial product field is added in.

The instruction multiplies M by Dl and stores the result in the location specified by FAR1. The result of the multiply is:

 $DI \times M + partial product field$ 

The partial product field is equal to:

length(D2) - M.

The partial product field is left justified in D2's location. The maximum partial product added in per traverse of the multiplicand is:

source digits + multiplier digits processed

There is also an implied weighting of the partial product field. The weighting is:

10 \*\* multiplier digits

If the T bit is set to 1, the results are forced positive. See Chapter 6 of the <u>System Architecture Reference Guide</u> for more information about decimal arithmetic.

A decimal exception occurs if there are more potential or actual product digits than there is space in D2.

The registers used are GRO, GR1, GR3 (E), GR4, GR6, FARO, FAR1, and XB. At the end of this instruction, the contents of these registers are indeterminate. Overflow causes a decimal exception; if no overflow occurs, resets CBIT to 0. LINK contains undefined results. At the end of the instruction, the condition codes reflect the state of the result. (See Appendix A.)

If a decimal exception occurs and bit 11 of the keys contains a 0, the XMP instruction sets CBIT to 1. If bit 11 contains a 1, the

instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

XMV Decimal Move 00000100100001 (V mode form)

Moves a string of characters from one location to another.

FARO contains the address of the source string. FARI contains the address of the destination string. L contains the control word; this instruction uses fields A, B, D, E, F, G, H and T.

The instruction moves the contents of the source field into the destination field from right to left. If the B field in the control word is 1, changes the the sign of the source field during the move. If the D field in the control word is 1 and the scale differential is greater than 0, the instruction rounds the source field during the move. If the scale differential (from the H field) is less than 0, the instruction pads the source field with SD trailing zeros before transferring.

Since the T bit is used by all systems for this instruction, the result is forced positive if this bit is set to 1.

The registers used are GRO, GR1, GR2 (L), GR3 (E), GR4, GR6, FARO, FAR1, FLRO, and FLR1. At the end of this instruction, the contents of these registers are indeterminate.

A decimal exception occurs if there are more non-zero source digits than there is room in the destination, after any padding. If there is no decimal exception, CBIT is reset to 0. Leaves the value of LINK indeterminate. The values of the condition codes reflect the state of the destination field after the move. (See Appendix A.)

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. If no exception occurs, the instruction sets CBIT to 0. See Chapter 10 of the <u>System</u> <u>Architecture Reference Guide</u> for more information about decimal exceptions.

#### Note

The source and destination strings may not overlap in memory.

# ZCM Compare Character Field 0 0 0 0 0 1 0 0 1 0 0 1 1 1 1 (V mode form)

Compares two fields and sets the condition codes depending on the result of the compare.

FARO contains the address of field 1 (F1). FLRO contains an integer specifying the length of F1. FAR1 contains the address of field 2 (F2). FLR1 contains an integer specifying the length of F2.

The instruction compares the contents of Fl and F2 on a byte by byte basis. If the fields are not of equal length, the instruction automatically extends the shorter string with space characters. A space character is '240 or '40 when bit 12 of the keys contains 0 or 1, respectively. Sets the condition codes as a result of the compare:

| Result of Compare | Set Condition Codes |
|-------------------|---------------------|
| F1 > F2           | GT                  |
| Fl = F2           | EQ                  |
| F1 < F2           | LT                  |

The registers used are GR3 (E), GR4, FARO, FAR1, FLRO, and FLR1; at the end of this instruction, the contents of these registers are indeterminate.

When the instruction completes execution, the values of CBIT and LINK are indeterminate.

#### Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZCM does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

ZED
Character Field Edit
0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 (V mode form)

Controls an edit subprogram.

Uses the registers FARO, FAR1, FLRO, and XB. At the end of this instruction the contents of these registers are indeterminate. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

FARO contains the address of the source string. FLRO specifies the length of the source string. FAR1 contains the address of the destination string. XB contains the address of the edit subprogram.

The instruction uses the edit subprogram to alter the source string, then loads the edited result into the destination string. The subprogram, addressed by the contents of XB, contains a list of commands, each with the format shown in Figure 2-7:





Bits 2 to 6 must be 0.

M, the operator modifier, specifies information E uses when editing the source string. (See Table 2-13.)

E, the edit suboperator, specifies the operation to be performed on the source string. Available values for E are shown in Table 2-13.

# Table 3-16 ZED Suboperators

| Subop  | Value | Action  |
|--|-------|---|
| CPC<br> <br> | 00    | Copies characters from the source string into the<br>destination string. If the length of the source<br>string is greater than the contents of the M field,<br>then CPC moves a total of M source characters into<br>the destination string, increments FARO and FAR1 by<br>by M, increments XB by 1, and decrements FIRO by M.<br>If the length of the source string is less than the<br>the contents of the M field, then CPC moves the<br>rest of the source string into the destination<br>string, and then pads the remaining space to be<br>filled with spaces. (See note.) Increments FARO<br>by FIRO and FAR1 by M, increments XB by 1, and<br>and decrements FIRO by FIRO (so FIRO = 0). |
|  | 01    | Inserts M into the destination string and<br>increments both XB and FAR1 by 1.  |
| SKC<br>SKC<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1        | 10    | Skips characters in the source string. If the<br>remaining length of the source string is greater<br>than or equal to the contents of the M field, then<br>SKC skips over the next M characters of the source<br>field by incrementing FARO by M and decrementing<br>FIRO by M. If the remaining length of the source<br>string is less than the contents of the M field,<br>SKC skips over FIRO characters in the source string<br>by incrementing FARO by FIRO and decrementing FIRO<br>by FIRO (FIRO = 0). In either case, SKC increments<br>XB by 1.  |
| BLK  |       | Inserts M spaces (see note) into the destination<br>string, increments FAR1 by M, and increments XB<br>by 1.  |

# Note

A space is '240 or '40, depending on whether bit 12 of the keys is 0 or 1. This instruction uses GR3, GR4, the FARs, and the FLRs during its operation. Since ZED does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

# ZFIL Fill Field With Character 0000001001001110 (V mode form)

Stores a character into a series of destination bytes.

Bits 9 to 16 of L contain the character to be stored. FAR1 contains the starting address of the destination field (byte aligned). FLR1 contains an integer specifying the length of the destination field (in bytes).

The instruction stores the character specified in L in each byte of the destination field. If FLR1 contains 0, no operation takes place. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

The registers used are GR3 (E), GR4, FARO, FAR1, FLRO, and FLR1; at the end of this instruction, the contents of these registers are indeterminate.

# Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZFIL does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

ZMV Move Character Field 000001001001100 (V mode form)

Moves a character field from one location to another.

FARO contains the address of the source string (byte aligned). FIRO specifies the length in bytes, N, of the source string. FAR1 contains the address of the destination string (byte aligned). FIR1 specifies the length in bytes, M, of the destination string.

Compares N and M. If N is less than M, the instruction moves the contents of the source string into the destination string followed by M-N space characters. (A space character is '240 or '40 when bit 12 of the keys is 0 or 1, respectively.) If the destination string is shorter, the instruction moves the first M characters of the source string into the destination string.

When the instruction completes, the values of FARO, FARI, FIRO, FIRI, CBIT, LINK, and the condition codes are indeterminate.

# Note

The ZMV instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZMV does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time. This instruction does not work with overlapping strings. See Chapter 6 of the System Architecture Reference Guide for more information.

ZMVD

Move Characters Between Equal Length Strings 0000001001001101 (V mode form)

Moves characters from one string to another of equal length.

FARO contains the address of the source string. FARI contains the address of the destination string. FIRI contains the number of characters to move, N.

The instruction moves N characters from the source string to the destination string. Characters are moved from lower addresses to higher addresses.

The registers used are GR3 (E), GR4, FARO, FAR1, FLRO, and FLR1; at the end of this instruction, the contents of these registers are indeterminate. The values of CBIT, LINK, and the condition codes are indeterminate.

#### Note

The ZMV instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZMVD does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time. This instruction does not work with overlapping strings. See Chapter 6 of the <u>System Architecture</u> Reference Guide for more information. ZTRN Character String Translate 0000001001001000 (V mode form)

Translates a string of characters and stores the translations in the specified destination.

FARO contains the address of the source string (byte aligned). FARI contains the address of the destination string (byte aligned). FIRI specifies the length of the source and destination strings. XB contains the starting address of a translation table. Each byte in the 256-byte table contains an alphabetic character.

The ZTRN instruction uses the address in FARO to reference a character. It interprets this character as an integer, adding it to the contents of XB to form an address into the translation table. The instruction takes the referenced character in the translation table and writes it into the location specified by FAR1. After storing the character, the instruction increments the contents of FARO and FAR1 by 1, decrements the contents of FIR1 by 1, and repeats the operation until FIR1 contains 0.

At the end of the instruction, FARO and FAR1 point to the location that follows the last byte of the source and destination strings, respectively. FIR1 contains O. Leaves the values of XB, CBIT, LINK, and the condition codes unchanged.

Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZTRN does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

# 3 I Mode

# INTRODUCTION

This chapter contains descriptions for all 50 Series instructions used in I mode. In the description of each instruction, you will find:

- The instruction mnemonic followed by any arguments.
- The name of the instruction.
- The bit format of the instruction.
- Detailed information describing the instruction's action.
- Information about the how the instruction affects LINK, CBIT, and the condition codes.

# Notation Conventions

Several abbreviations and symbols are used throughout this dictionary. Table 3-1 defines the dictionary notation.

# Table 3-1 Dictionary Notation

| Symbol               | Meaning   |
|----------------------|---|
| A                    | The 16-bit A register.  |
| ADDRESS              | Encompasses all the elements needed to specify an effective address. This term is used because various addressing types require you to specify the elements in different orders (such as indirect or pre- and post-indexing). |
| AP                   | Address pointer.  |
| IB I                 | The 16-bit B register.  |
| I BR                 | Base register.  |
| CBIT                 | Bit 1 of the keys.  |
| DAC                  | The double precision floating-point accumulator with 48<br>bits of mantissa and 16 bits of exponent.  |
| Displace- <br>  ment | The number of halfwords to be added to the base register in to form the effective address.  |
| DR                   | Destination register (normal register specifier).   |
| ΙE                   | The 32-bit E register.  |
| EA                   | Effective address.  |
|                      | Floating-point accumulator.   |
| i FAC                | The single precision floating-point accumulator with 48 bits of mantissa and 16 bits of exponent.   |
| FAR                  | Field address register.   |
| FLR                  | Field length register.  |
| GRn                  | A 32-bit general register, where n is 0 through 7.  |
| Halfword             | A 16-bit unit of memory.  |
| I<br>I               | Indirect bit.   |
| L                    | The 32-bit L register.  |
| I LINK               | Bit 3 of the keys. Not used in S and R modes.   |

| Table | 3–1   | (con | tinued) |
|-------|-------|------|---------|
| Dicti | Lonar | y No | tation  |

| Symbol  | Meaning  |  |  |  |  |
|---------|--|--|--|--|--|
| Offset  | The number of halfwords from the starting address of a segment.  |  |  |  |  |
| I PB    | The procedure base register.   |  |  |  |  |
| QAC     | The quad precision floating-point accumulator with 96  <br>bits of mantissa and 16 bits of exponent.       |  |  |  |  |
| IR      | A 32-bit general register.   |  |  |  |  |
|         | Bits 1 to 16 of a general register.  |  |  |  |  |
| skip    | Skip next 16-bit halfword before continuing execution.   |  |  |  |  |
| I SR    | Source register (or index if memory reference).  |  |  |  |  |
|         | Tag modifier. Bits used in I mode effective address and calculation to specify indirection, indexing, etc. |  |  |  |  |
| I X     | The X register (indexing).   |  |  |  |  |
| IXB I   | Auxiliary base register.   |  |  |  |  |
| Word    | A 32-bit unit of memory.   |  |  |  |  |
| Y I     | The Y register (indexing).   |  |  |  |  |
| m\n     | Specifies the number of bits, $\underline{n}$ , occupied by field $\underline{m}$ .                        |  |  |  |  |
| · ( ) · | Specifies an optional argument.  |  |  |  |  |

# Resumable Instructions

Some assembly language instructions are resumable. When an interrupt is requested during the execution of an instruction, the processor usually services the interrupt at the end of execution before starting the next instruction. Some instructions, however, are too long or too complex for this to be desirable. When an interrupt is requested during one of these resumable instructions, the processor preserves the state of the interrupted instruction, handles the interrupt, then resumes the instruction at the point where the interrupt occurred. Table 3-2 lists the resumable assembly language instructions.

| I Instructions |      |      |       |  |  |
|----------------|------|------|-------|--|--|
|                |      |      |       |  |  |
| ARGT           | XAD  | XBID | XCM   |  |  |
| I XDTB         | XDV  | XED  | XMP I |  |  |
| I XMV          | ZCM  | ZED  | ZFIL  |  |  |
| ZMV            | ZMVD | ZTRN | STEX  |  |  |
|                |      |      |       |  |  |

Table 3-2 Resumable Instructions

These instructions depend on the settings in certain registers to determine whether they are being executed for the first or another time. In addition, some registers may be used for intermediate storage, modifying the previous contents as a side effect. Registers so modified are noted per instruction description.

# Storing Data Into the 6350 and 9750 to 9955 II Instruction Stream

After any instruction that stores data into memory, you must wait five instructions before executing data. If in doubt about the next five instructions (temporally) to be executed, a mode change instruction to the current addressing mode, such as E32I, allows the stored data to be executed.

#### Instruction Formats

All I mode instructions belong to one of the following instruction types:

- I Mode Memory Reference
- I Mode Special Memory Reference
- I Mode Generic AP (Address Pointer)
- I Mode Register Generic
- I Mode Register Generic Branch
- Generic A and B (see below)

The format of each instruction type is shown in Figure 3-1.

Memory reference instructions have the opcode in bits 1 to 6. Special memory reference instructions (for floating point) have the opcode in bits 2, 3, 7, and 9; bit 8 specifies the floating accumulator. Some memory reference and special memory reference instructions have register-to-register and/or immediate forms. Such instructions are so identified in this I Mode Instruction Dictionary.

The immediate form of a memory reference instruction has a 16-bit literal in bits 17 to 32 instead of a 16-bit displacement. Register-to-register forms are 16 bits long, since they have no displacement. Bits 7 to 9 specify the destination register and bits 12 to 14 specify the source register.

The immediate form of a special memory reference instruction has a 16-bit encoding in bits 17 to 32 instead of a 16-bit displacement. The register-to-register form is 16 bits long, since it has no displacement. Bit 8 specifies the floating-point destination accumulator and bits 12 to 14 specify the index register or the floating-point source register (in bit 13).

Generic AP instructions have a generic format (where bits 10 to 16 contain the opcode extension) followed by a 32-bit address pointer.

Register generic instructions are 16 bits long and have an opcode in bits 10 to 16. The value of bits 1 to 6 is 011000; bits 7 to 9 specify a general register.

Register generic branch instructions are 32 bits long and have an opcode in bits 10 to 16. The value of bits 1 to 6 is 00100; bits 7 to 9 specify a general register. Bits 17 to 32 contain a displacement.

Generic A and B instructions that do not reference the A, B, E, or L registers are also used in I Mode. See Chapter 2, Figure 2-1 for the format of these instructions. Instructions defined in I mode for this class are included in this instruction dictionary.

1 1 67 9101112 1415161732 I L 1 | OPCODE | DEST REG | TM | SOURCE REG OR INDEX | BR | DISP | | I Mode General Memory Reference Format\* \* This instruction type also has a register-to-register and 1 1 immediate form as explained in the text. \_\_\_\_\_

> I Mode Instruction Formats Figure 3-1

1 1 1 2 3 4 6 7 8 9 10 11 12 14 15 16 17 32 I 1 I I O I OP I 110 I OP I DES F I OP I TM ISRC REG OR IDXI ER I DISP I I I Mode Special Memory Reference (Floating Point) Format\* 1 2 3 4 6 7 9 10 11 12 14 15 16 17 **3**2 L 1 | 1 | OP | 110 | OP | TM | REG OR INDEX | BR | DISPLACEMENT | ł I Mode Special Memory Reference (General Register) Format 16 1 | GENERIC OR REGISTER GENERIC | 17 20 21 22 23 24 25 32 33 48 BIT I I O I BR I OOOOOOOO I OFFSET I I Mode Generic AP Format 1 67910 16 + O11000 + REG + OPCODE | I Mode Register Generic Format 1 67 910 1617 32 + OO1OOO + REG + OPOODE + DISPLACEMENT + \_\_\_\_\_ I Mode Register Generic Branch Format \* This instruction type also has a register-to-register and 1 immediate form as explained in the text. 1 

> I Mode Instruction Formats Figure 3-1 (continued)

INSTRUCTIONS

A R, address Add Fullword 0 0 0 0 1 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Fetches the 32-bit contents of the location specified by EA and adds them to the contents of the specified R. Stores the results in the specified R.

If the resulting sum is less than or equal to  $(2^{**31})-1$  and greater than or equal to  $-(2^{**31})$ , the instruction resets CBIT to 0. If the sum is greater than or equal to  $2^{**31}$ , an integer exception occurs. If the sum is less than or equal to  $-(2^{**31})-1$ , an integer exception occurs.

When an integer exception occurs, the results are of the opposite sign of the correct answer. In addition, the 32 bits are the 32 LSBs of the correct answer (that needs 33 bits to be correctly represented).

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

At the end of the operation, LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

ABQ r,address Add Entry to Bottom of Queue 0 1 1 0 0 0 R\3 1 0 1 1 1 0 0 AP\32

Adds the entry contained in the specified r to the bottom of the queue referenced by the AP. (AP points to the queue's QCB.) Sets the condition codes to reflect EQ if the queue was full, or to NE if not full. Leaves the values of CBIT and LINK unchanged.

ACP destination-R, source-R Add C Pointer 1 0 1 1 0 1 DR\3 TM\2 SR\3 BR\2

Adds the two's complement number contained in the specified source R to the C language pointer in the specified destination R. Stores the result in the C pointer in the same destination R. Leaves the values of the CBIT, LINK, and condition codes unchanged.

Addition is done to segment-number offset byte, producing a new pointer with an updated segment-number offset byte. Adding a positive integer that causes the segment-number field to overflow will modify the ring field. Adding a negative integer that causes the segment-number field to underflow will also modify the ring field. R contents that do not cause the segment number to overflow will not modify the ring field. No overflow is detected or indicated.

### Note

While of the memory referencing form, this instruction is only defined for register-to-register and immediate address formation. (See Appendix B.)

If ACP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

ADLR R Add LINK to Register 0 1 1 0 0 0 R\3 0 0 0 1 1 0 0

Adds the contents of LINK to the contents of R and stores the result in R. If there is an overflow, an integer exception occurs. If no integer exception occurs, CBIT is reset to O. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

AH r, address Add Halfword 0 0 1 0 1 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Fetches the 16-bit contents of the location specified by EA and adds them to the contents of the specified r. Stores the results in the specified r.

If the resulting sum is less than or equal to  $(2^{**15})-1$  and greater than or equal to  $-(2^{**15})$ , the instruction resets CBIT to 0. If the sum is greater than or equal to  $2^{**15}$ , an integer exception occurs. If the sum is less than or equal to  $-(2^{**15})-1$ , an integer exception occurs.

When an integer exception occurs, the results are of the opposite sign of the correct answer. In addition, the 16 bits are the 16 LSBs of the correct answer (that needs 17 bits to be correctly represented).

If an integer exception occurs and bit 8 of the keys contains a 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

At the end of the operation, LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

AIP R, address Add Indirect Pointer 1 1 1 1 0 1 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Adds the value contained in the specified R to the 32-bit value contained in the location specified by EA. Stores the result in the specified R. Checks these contents for a pointer fault.

This pointer fault is generated when the contents of the memory location to be added to the specified R contain a pointer fault (bit 1 contains 1).

If this pointer fault occurs, the pointer to the memory location is saved in FADDR (SB + 11) as well as bits 1 to 16 of the contents of that memory location FOODEH (SB + 10). After completion of the fault handling mechanism, the instruction can be re-executed. (See Chapter 10 of the <u>System Architecture Reference Guide.</u>) An overflow produces an integer exception. If no integer exception occurs, CBIT is reset to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

AIP should weaken the ring field against the ring field of the effective address. This is not done on some current processors, but will be done on all future processors.

If AIP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

ARFA far,R Add Register to FAR 0 1 1 0 0 0 R\3 1 1 1 FAR 0 0 1

Adds the bit address in the specified R to the contents of the specified FAR. Stores the result in the FAR. Leaves the values of CBIT and LINK indeterminate. Leaves the values of the condition codes unchanged.

ARGT Argument Transfer 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0 1

Transfers arguments from a source procedure to a destination procedure. ARGT is fetched and executed only when the argument transfer phase of a procedure call (PCL) instruction is interrupted or faulted.

To perform a procedure call and argument transfer, the source procedure must contain the PCL instruction followed by a number of argument templates. The destination procedure must begin with the ARGT instruction. When the PCL instruction is executed, control transfers to the destination procedure, and the ARGT instruction uses the templates to form the actual arguments. The arguments are stored in the new stack frame as they are computed. At the end of the ARGT instruction, the values of CBIT, LINK, and the condition codes are indeterminate.

ARGT must be the first executable instruction in any destination procedure that will use arguments. For those procedures whose entry control blocks specify zero arguments, you must omit ARGT or you will destroy the return pointer for PCL, producing indeterminate results. For information about argument transfers, refer to the procedure calls section in Chapter 8 of the System Architecture Reference Guide.

ATQ r, address Add Entry to Top of Queue 0 1 1 0 0 0 R\3 1 0 1 1 1 0 1 AP\32

Adds the entry contained in the specified r to the top of the queue referenced by the AP. (AP points to the queue's QCB.) Sets the condition codes to reflect EQ if the queue was full, or to NE if not full. Leaves the values of CBIT and LINK unchanged.

BCEQ address Branch on Condition Code EQ 1 1 0 0 0 0 1 1 1 0 0 0 0 1 0 ADDRESS\16

If the condition codes reflect equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCGE address Branch on Condition Code GE 1 1 0 0 0 0 1 1 1 0 0 0 0 1 0 1 ADDRESS\16

If the condition codes reflect greater than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BOGT address Branch on Condition Code GT 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 ADDRESS\16

If the condition codes reflect greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCLE address Branch on Condition Code LE 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 ADDRESS\16

If the condition codes reflect less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BCLT address Branch on Condition Code LT 1 1 0 0 0 0 1 1 1 0 0 0 0 1 0 0 ADDRESS\16

If the condition codes reflect less than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCNE address Branch on Condition Code NE 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 ADDRESS\16

If the condition codes reflect not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCR address Branch on CBIT Reset to 0 1 1 0 0 0 0 1 1 1 1 0 0 0 1 0 1 ADDRESS\16

If CBIT has the value 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If CBIT has the value 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BCS address Branch on CBIT Set to 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 0 0 ADDRESS\16

If CBIT has the value 1, the instruction loads the specified address into the program counter. This address must be within the current segment. If CBIT has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BFEQ f,address Branch on Floating Accumulator Equal to 0 0 0 1 0 0 0 0 F 0 1 0 1 0 0 1 0 ADDRESS\16

If the specified floating accumulator contents are equal to 0, BFEQ loads the specified address (in the current segment) into the program counter; if they are not equal to 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFEQ works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.)

BFGE f, address Branch on Floating Accumulator Greater Than or Equal to 0 0 0 1 0 0 0 0 F 0 1 0 1 0 1 0 1 ADDRESS\16

If the specified floating accumulator contents are greater than or equal to 0, BFGE loads the specified address (in the current segment) into the program counter; if they are less than 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFGE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.)

BFGT f, address Branch on Floating Accumulator Greater Than 0 0 0 1 0 0 0 0 F 0 1 0 1 0 0 0 1 ADDRESS\16

If the specified floating accumulator contents are greater than 0, BFGT loads the specified address (in the current segment) into the program counter; if they are less than or equal to 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFGT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.)

BFLE f, address Branch on Floating Accumulator Less Than or Equal to 0 0 0 1 0 0 0 0 F 0 1 0 1 0 0 0 0 ADDRESS\16

If the specified floating accumulator contents are less than or equal to 0, BFLE loads the specified address (in the current segment) into the program counter; if they are greater than 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFLE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See Chapter 6 in the System Architecture Reference Guide.)

BFLT f, address Branch on Floating Accumulator Less Than 0 0010000F01010100 ADDRESS\16

If the specified floating accumulator contents are less than 0, BFLT loads the specified address (in the current segment) into the program counter; if they are greater than or equal to 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFLT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.)

BFNE f, address Branch on Floating Accumulator Not Equal to 0 0 0 1 0 0 0 0 F 0 1 0 1 0 0 1 1 ADDRESS\16

If the specified floating accumulator contents are not equal to 0, BFNE loads the specified address (in the current segment) into the program counter; if they are equal to 0, execution continues with the next instruction. The condition codes reflect the comparison. (See Appendix A.) Leaves the LINK and CBIT unchanged. BFNE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.) BHD1 r, address Branch on Half Register Decremented by 1 0 0 1 0 0 0 R\3 1 1 0 0 1 0 0 ADDRESS\16

Decrements the specified r contents by 1 and stores the result in the specified r. If the decremented value is not equal to 0, BHD1 loads the specified address (in the current segment) into the program counter. If that value is equal to 0, execution continues with the next instruction. Leaves the CBIT, LINK, and condition codes unchanged.

EHD2 r, address Branch on Half Register Decremented By 2 0 0 1 0 0 0 R\3 1 1 0 0 1 0 1 ADDRESS\16

Decrements the specified r contents by 2 and stores the result in the specified r. If the decremented value is not equal to 0, BHD2 loads the specified address (in the current segment) into the program counter. If that value is equal to 0, execution continues with the next instruction. Leaves the CBIT, LINK, and condition codes unchanged.

EHD4 r, address Branch on Half Register Decremented By 4 0 0 1 0 0 0 R\3 1 1 0 0 1 1 0 ADDRESS\16

Decrements the specified r contents by 4 and stores the result in the specified r. If the decremented value is not equal to 0, BHD4 Loads the specified address (in the current segment) into the program counter. If that value is equal to 0, execution continues with the next instruction. Leaves the CBIT, LINK, and condition codes unchanged.

BHEQ r, address Branch on Half Register Equal To 0 0 0 1 0 0 0 R\3 1 0 0 1 0 1 0 ADDRESS\16

If the specified r contents are equal to 0, BHEQ loads the specified address (in the current segment) into the program counter; if they are not equal to 0, execution continues with the next instruction. Sets the condition codes to the comparison result. (See Appendix A.) Leaves the CBIT and LINK unchanged.

BHGE r, address Branch on Half Register Greater Than or Equal To 0 0 0 1 0 0 0 R\3 1 0 0 1 1 0 1 ADDRESS\16

If the specified r contents are greater than or equal to 0, BHGE loads the specified address (in the current segment) into the program counter; if they are less than 0, execution continues with the next instruction. Sets the condition codes to the result comparison. (See Appendix A.) Leaves the CBIT and LINK unchanged.

BHGT r, address Branch on Half Register Greater Than 0 0 0 1 0 0 0 R\3 1 0 0 1 0 0 1 ADDRESS\16

If the contents of the specified r are greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the contents of r are less than or equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BHI1 r, address Branch on Half Register Incremented by 1 0 0 1 0 0 0 R\3 1 1 0 0 0 0 0 ADDRESS\16

Increments the contents of the specified r by 1 and stores the result in the specified r. If the incremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BHI2 r, address Branch on Half Register Incremented by 2 0 0 1 0 0 0 R\3 1 1 0 0 0 0 1 ADDRESS\16

Increments the contents of the specified r by 2 and stores the result in the specified r. If the incremented value is not equal to 0, the instruction loads the the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BH14 r,address Branch on Half Register Incremented by 4 0 0 1 0 0 0 R\3 1 1 0 0 0 1 0 ADDRESS\16

Increments the contents of the specified r by 4 and stores the result in the specified r. If the incremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BHLE r, address Branch on Half Register Less Than or Equal to 0 0 0 1 0 0 0 R\3 1 0 0 1 0 0 0 ADDRESS\16

If the contents of the specified r are less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the contents of r are greater than 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BHLT r, address Branch on Half Register Less Than 0 0 0 1 0 0 0 R\3 1 0 0 1 1 0 0 ADDRESS\16

If the contents of the specified r are less than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the contents of r are greater than or equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BHNE r, address Branch on Half Register Not Equal To 0 0 0 1 0 0 0 R\3 1 0 0 1 0 1 1 ADDRESS\16

If the contents of the specified r are not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the contents of r are equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged. BLR address Branch on LINK Reset to 0 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 1 ADDRESS\16

If LINK has the value 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If LINK has the value 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BLS address Branch on LINK Set to 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 ADDRESS\16

If LINK has the value 1, the instruction loads the specified address into the program counter. This address must be within the current segment. If LINK has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BMEQ address Branch on Magnitude Condition EQ 1 1 0 0 0 0 1 1 1 0 0 0 0 1 0 ADDRESS\16

If the condition codes indicate magnitude equal to 0, the instruction loads the specified address into the program counter, like BCEQ. EMEQ is intended for magnitude comparisons after a compare or subtract instruction. This address must be within the current segment. If the condition codes indicate some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EMGE address Branch on Magnitude Condition GE 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 ADDRESS\16

If LINK has the value 1, the instruction loads the specified address into the program counter, like BLS. EMGE is used to determine if the magnitude of the register quantity was greater than or equal to the memory quantity after a compare or subtract instruction. This address must be within the current segment. If LINK has the value 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. EMGT address Branch on Magnitude Condition GT 1 1 0 0 0 0 1 1 1 1 0 0 1 0 0 0 ADDRESS\16

If LINK is 1 and the condition codes reflect not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If some other condition exists, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BMLE address Branch on Magnitude Condition LE 1 1 0 0 0 0 1 1 1 1 0 0 1 0 0 1 ADDRESS\16

If LINK is 0 or the condition codes reflect equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If some other condition exists, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BMLT address Branch on Magnitude Condition LT 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 1 ADDRESS\16

If LINK has the value 0, the instruction loads the specified address into the program counter, like BLR. BMLT is used to determine if the magnitude of the register quantity is less than the memory quantity after a compare or subtract instruction. This address must be within the current segment. If LINK has the value 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EMNE address Branch on Magnitude Condition NE 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 (V mode form) ADDRESS\16

If the condition codes indicate magnitude not equal to 0, the instruction loads the specified address into the program counter, like BCNE. BMNE is intended for magnitude comparisons after a compare or subtract instruction. This address must be within the current segment. If the condition codes reflect some other condition, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BRBR R, bit #, address Branch on Register Bit Reset 0 0 1 0 0 0 R\3 0 1 BIT\5 ADDRESS\16

Bits 12 to 16 of the instruction contain a value between '00 and '37. This value specifies the bit position in the register to be tested. A value of '00 corresponds to bit 1; '01, bit 2; and so on.

If the specified bit position contains 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the specified bit position contains 1, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.



Bits 12 to 16 of the instruction contain a value between '00 and '37. This value specifies the bit position in the register to be tested. A value of '00 corresponds to bit 1; '01, bit 2; and so on.

If the specified bit position contains 1, the instruction loads the specified address into the program counter. This address must be within the current segment. If the specified bit position contains 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BRD1 R, address Branch on Register Decremented by 1 0 0 1 0 0 0 R\3 1 0 1 1 1 0 0 ADDRESS\16

Decrements the contents of the specified R by 1 and stores the result in the specified R. If the decremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the decremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BRD2 R, address Branch on Register Decremented by 2 0 0 1 0 0 0 R\3 1 0 1 1 1 0 1 ADDRESS\16

Decrements the contents of the specified R by 2 and stores the result in the specified R. If the decremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the decremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BRD4 R, address Branch on Register Decremented by 4 0 0 1 0 0 0 R\3 1 0 1 1 1 1 0 ADDRESS\16

Decrements the contents of the specified R by 4 and stores the result in the specified R. If the decremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the decremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EREQ R, address Branch on Register Equal to 0 0 0 1 0 0 0 R\3 1 0 0 0 0 1 0 ADDRESS\16

If the contents of the specified R are equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are not equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

ERGE R, address Branch on Register Greater Than or Equal to 0 0 0 1 0 0 0 R\3 1 0 0 0 1 0 1 ADDRESS\16

If the contents of the specified R are greater than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are less than 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BRGT R, address Branch on Register Greater Than 0 0 0 1 0 0 0 R\3 1 0 0 0 0 0 1 ADDRESS\16

If the contents of the specified R are greater than 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are less than or equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BRILL R, address Branch on Register Incremented by 1 0 0 1 0 0 0 R\3 1 0 1 1 0 0 0 ADDRESS\16

Increments the contents of the specified R by 1 and stores the result in the specified R. If the incremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BRI2 R, address
Branch on Register Incremented by 2
0 0 1 0 0 0 R\3 1 0 1 1 0 0 1
ADDRESS\16

Increments the contents of the specified R by 2 and stores the result in the specified R. If the incremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

BRI4 R, address Branch on Register Incremented by 4 0 0 1 0 0 0 R\3 1 0 1 1 0 1 0 ADDRESS\16

Increments the contents of the specified R by 4 and stores the result in the specified R. If the incremented value is not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the incremented value is equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. BRLE R, address Branch on Register Less Than or Equal to 0 0 0 1 0 0 0 R\3 1 0 0 0 0 0 ADDRESS\16

If the contents of the specified R are less than or equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are greater than 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BRLT R, address Branch on Register Less Than 0 0 0 1 0 0 0 R\3 1 0 0 0 1 0 0 ADDRESS\16

If the contents of the specified R are less than O, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are greater than or equal to O, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged.

BRNE R, address Branch on Register Not Equal to 0 0 0 1 0 0 0 R\3 1 0 0 0 0 1 1 ADDRESS\16

If the contents of the specified R are not equal to 0, the instruction loads the specified address into the program counter. This address must be within the current segment. If the R contents are equal to 0, execution continues with the next instruction. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the values of CBIT and LINK unchanged. CR, address Compare Fullword 1 1 0 0 0 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Compares the 32-bit value contained in the specified R to the 32-bit value contained in the location specified by EA. The comparison is done by subtracting the contents of the the memory location from the contents of the register. Sets the condition codes to the result of the comparison. (See Appendix A.) Leaves the value of CBIT unchanged. LINK contains the carry-out bit.

Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

CALF address
Call Fault Handler
0 0 0 0 0 0 0 1 1 1 0 0 0 1 0 1
AP\32

The address pointer in this instruction points to the ECB of a fault routine. CALF uses this pointer to transfer control to the fault routine as if the transfer were a normal procedure call with no arguments passed. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapter 10 of the <u>System Architecture Reference</u> Guide for more information.

CCP destination-R, source-R Compare C Pointer 1 0 0 1 0 1 DR\3 TM\2 SR\3 BR\2

Compares the C language pointer in the specified source R to the C language pointer in the specified destination R. Ignores the pointer fault and ring bits during the comparison. Leaves the values of CBIT and LINK unchanged. Sets the condition codes to the outcome of the comparison as follows.

| Condition |    |                    | <u>00</u> |    |           |                     |
|-----------|----|--------------------|-----------|----|-----------|---------------------|
| Contents  | of | destination-R >    | contents  | of | source-R. | $\operatorname{GT}$ |
| Contents  | of | destination- $R =$ | contents  | of | source-R. | EQ                  |
| Contents  | of | destination-R <    | contents  | of | source-R. | LT                  |

# Note

While of the memory referencing form, the CCP instruction is only defined for register-to-register address formation. (See Appendix B of the Instruction Sets Guide.) The immediate form of this instruction is undefined, but the preferred implementation is a UII for the immediate form.

If CCP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

OGT r Computed GOTO 0 1 1 0 0 0 R\3 0 0 1 0 1 1 0 INTEGER N\16 BRANCH ADDRESS 1\16

BRANCH ADDRESS N-1\16

If the contents of the specified r are greater than or equal to 1 and less than the specified integer N that follows the opcode, the instruction adds the contents of r to the contents of the program counter to form an address. (The program counter points to the integer N following the opcode.) Loads the contents of the location specified by this address into the program counter. If the contents of r are not within this range, the instruction adds integer N to the contents of the program counter and stores the result in the program counter. Each of the branch addresses following the instruction specifies a location within the current procedure segment. The values of CBIT, LINK, and the condition codes are indeterminate.

CH r, address Compare Halfword 1 1 1 0 0 1 DR\3 TM\2 SR\2 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Compares the value contained in the specified r to the 16-bit value contained in the location specified by EA. Leaves the value of CBIT unchanged. LINK contains the carry-out bit. The condition codes reflect the result of the comparison. (See Appendix A.)

#### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

CHS R
Change Sign
0 1 1 0 0 0 R\3 0 1 0 0 0 0

Complements bit 1 of the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CMH r Complement r 0 1 1 0 0 0 R\3 0 1 0 0 1 0 1

Forms the one's complement of the contents of the specified r by inverting the value of each bit and stores the result in r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CMR R Complement R 0 1 1 0 0 0 R\3 0 1 0 0 1 0 0

Forms the one's complement of the contents of the specified R by inverting the value of each bit and stores the result in R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CR R Clear R to 0 0 1 1 0 0 0 R\3 0 1 0 1 1 1 0

Clears the specified R to O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CREL R Clear R High Byte 1 Left 0 1 1 0 0 0 R\3 0 1 1 0 0 1 0

Loads zeros into bits 1 to 8 of the specified R. Leaves the values of LINK, CBIT, and the condition codes unchanged.

CRER R Clear R High Byte 2 Right 0 1 1 0 0 0 R\3 0 1 1 0 0 1 1

Loads zeros into bits 9 to 16 of the specified R. Leaves the values of LINK, CBIT, and the condition codes unchanged.

CRHL R Clear R Left Halfword 0 1 1 0 0 0 R\3 0 1 0 1 1 0 0

Clears bits 1 to 16 of the specified R to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CRHR R Clear R Right Halfword 0 1 1 0 0 0 R\3 0 1 0 1 1 0 1

Clears bits 17 to 32 of the specified R to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

CSR R

Copy Sign  $0 \ 1 \ 1 \ 0 \ 0 \ R \ 3 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1$ 

Copies the value of bit 1 of the specified R into CBIT, and then loads 0 into bit 1 of R. The value of LINK is indeterminate. Leaves the condition codes unchanged.
D R, address Divide Fullword 1 1 0 0 1 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Divides the 64-bit value contained in the specified R and R+1 by the 32-bit value contained in the location specified by EA. Stores the quotient in the specified R and the remainder in R+1. Overflow may occur if the quotient is less than  $-(2^{**}31)$  or greater than  $(2^{**}31)-1$ . Overflow and divide by 0 cause an integer exception.

If no integer exception occurs, CBIT is reset to 0. The instruction leaves the values of LINK and the condition codes indeterminate.

If an integer exception occurs and bit 8 in the keys contains 0, the instruction sets CBIT to 1; if bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

Note

R must specify an even register. This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DBLE f Convert Single to Double Floating Point 0 1 1 0 0 0 0 F 0 1 0 0 0 1 1 0

Converts the single precision number in the specified floating-point accumulator to a double precision one by zeroing bits 32 to 48 of the floating-point accumulator. Stores the result in the floating-point accumulator. Leaves the values of CBIT, LINK, and the condition codes unchanged. Overflow or underflow cannot occur.

DCP R Decrement C Pointer 0 1 1 0 0 0 R\3 1 1 1 0 0 0 0

Decrements the C language pointer in the specified R by 1 byte. Decrementing a O offset reduces the segment number by 1. Decrementing segment number O, offset O, byte O generates a pointer to the maximum segment number, the maximum offset, and byte O. Leaves the CBIT, LINK, and the condition codes unchanged. For C pointer details, see Chapter 1 and Appendix B of this guide.

### Note

If DCP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

|   | DFA f, address                       |  |
|---|--------------------------------------|--|
| - | Double Floating Add                  |  |
|   | $0 0 1 1 1 0 1 F 1 TM \ SR \ BR \ 2$ |  |
|   | [ DISPLACEMENT\16 ]                  |  |

Calculates an effective address, EA. Adds the contents of the specified DAC to the contents of the location specified by EA. Stores the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFC f, address
 Double Floating Compare
 0 0 0 1 1 0 1 F 1 TM\2 SR\3 ER\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Compares the contents of the specified DAC to the contents of the location specified by EA. Leaves the values of CBIT and LINK unchanged. Sets the condition codes to the outcome of the comparison.

On some processors, DFC works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages:

first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract, resulting in a proper comparison.

# Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFCM f Double Floating Complement 0 1 1 0 0 0 0 F 0 1 1 0 0 1 0 0

Forms the two's complement of the double precision, floating-point number contained in the specified DAC and normalizes it if necessary. Stores the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

DFD f,address Double Floating Divide 0 1 1 1 1 0 0 F 1 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Divides the contents of the specified DAC by the contents of the location specified by EA. Normalizes the quotient if necessary. Stores the result in the DAC. An overflow or divide by to causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFL f, address Double Floating Load 0 0 0 1 1 0 0 F 1 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the 64-bit contents of the location specified by EA into the specified DAC without normalizing the result. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

The DFL instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFM f, address Double Floating Multiply 0 1 0 1 1 0 1 F 1 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Multiplies the 64-bit contents of the location specified by EA by the contents of the specified DAC. Normalizes the result if necessary. Stores the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFS f,address Double Floating Subtract 0 1 0 1 1 0 0 F 1 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Subtracts the 64-bit contents of the location specified by EA from the contents of the specified DAC. Stores the result in the DAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

For 750 and 850 processors, exponent underflow is detected, but exponent overflow is not.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

### Note

The DFS instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DFST f,address
 Double Floating Point Store
 0 0 1 1 1 0 0 F 1 TM\2 SR\3 BR\2
 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of the specified DAC into the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This instruction does not normalize the result before loading it into the specified memory location.

DH R, address
 Divide Halfword
 1 1 0 1 0 DR\3 TM\2 SR\3 ER\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Divides the 32-bit dividend contained in the specified R by the 16-bit value contained in the location specified by EA. Stores the quotient in bits 1 to 16 of R and the remainder in bits 17 to 32 of R. The sign of the remainder equals the sign of the dividend. If the quotient is less than  $-(2^{**15})$  or greater than  $(2^{**15})-1$ , an overflow occurs and causes an integer exception. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 in the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

Note

The DH instruction also has a register-to-register and an immediate form. See Appendix B for more information.

DH1 r Decrement r by 1 0 1 1 0 0 0 R\3 1 0 1 1 0 0 0

Decrements the contents of r by 1 and stores the result in r. If an overflow occurs, an integer exception occurs. If no integer exception occurs, CBIT is reset to 0. LINK reflects the value of the carry. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DH2 r Decrement r by 2 0 1 1 0 0 0 R\3 1 0 1 1 0 0 1

Decrements the contents of r by 2 and stores the result in r. If an overflow occurs, an integer exception occurs. If no integer exception occurs, CBIT is reset to 0. LINK reflects the value of the carry. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the DH2 instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DM address Decrement Memory Fullword 1 1 0 1 1 0 0 0 0 TM\2 SR\3 ER\2 DISPLACEMENT\16

Subtracts 1 from the 32-bit integer contained in the specified location and stores the result back in the specified location. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the operation. (See Appendix A.) DMH address Decrement Memory Halfword 1 1 1 1 1 0 0 0 0 TM\2 SR\3 BR\2 DISPLACEMENT\16

Subtracts 1 from the 16-bit integer contained in the specified location and stores the result back in the specified location. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the operation. (See Appendix A.)

DR1 R Decrement Register by 1 0 1 1 0 0 0 R\3 1 0 1 0 1 0 0

Decrements the contents of R by 1 and stores the result in R. An overflow causes an integer exception. If no integer exception occurs, CBIT is reset to 0. LINK contains the value of the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DR2 R Decrement Register by 2 0 1 1 0 0 0 R\3 1 0 1 0 1 0 1

Decrements the contents of the specified R by 2 and stores the result in R. An overflow causes an integer exception. If no integer exception occurs, CBIT is reset to 0. LINK contains the value of the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the DR2 instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

DRN Double Round From Quad 0 1 0 0 0 0 0 1 1 0 0 0 0 0

Converts the 112-bit value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 50 to 96 of QAC are not zero, or bit 48 of QAC contains 1, the instruction adds the value of bit 49 to that of bit 48 (unbiased round) and clears bits 49 to 96 of QAC to 0. If any other condition exists, no unbiased rounding occurs, but bits 49 to 96 of QAC are still cleared to 0. After any rounding and clearing occurs, the instruction normalizes the result and loads it into bits 1 to 64 of QAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

Note

If DRN is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

DRNM

Double Round From Quad Towards Negative Infinity 1100000101111001

Converts the 112-bit value in QAC to a double precision floating-point number. If QAC contains 0, or if bits 49 to 96 of QAC contain zeros, the instruction ends. In any other case, the instruction clears bits 49 to 96 to 0, normalizes the result, and places it in bits 1 to 64 of QAC.

The value of CBIT is unchanged. The values of LINK and the condition codes are indeterminate.

Note

If DRNM is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)



Double Round From Quad Towards Positive Infinity 0 1 0 0 0 0 0 1 1 0 0 0 0 0 1

Converts the 112-bit value in QAC to a double precision floating point number. If QAC contains 0, or if bits 49 to 96 of QAC contain zeros, the instruction ends. In any other case, the instruction adds 1 to the value contained in bit 48 of QAC, clears bits 49 to 96 to 0, normalizes the result, and places it in bits 1 to 64 of QAC. If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

# Note

If DRNP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

DRNZ

Double Round From Quad Towards Zero0 1 0 0 0 0 0 0 1 1 0 0 0 0 1 0

Converts the 112-bit value in QAC to a double precision floating-point number. If QAC contains 0, the instruction ends. If bits 49 to 96 of QAC contain zeros and bit 1 contains 1, the instruction adds 1 to the value contained in bit 48 of QAC, clears bits 49 to 96 to 0, normalizes the result, and places it in bits 1 to 64 of QAC. If any other condition exists, no rounding occurs.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

If DRNZ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.) E16S Enter 16S Mode 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1

Sets bits 4 to 6 of the keys to 000. Subsequent S mode instructions may now be interpreted, and 16S address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E321 Enter 321 Mode 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0

Sets bits 4 to 6 of the keys to 100. Subsequent I mode instructions may now be interpreted, and 32I address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E32R Enter 32R Mode 0 0 0 0 0 0 1 0 0 0 0 1 0 1 1

Sets bits 4 to 6 of the keys to Oll. Subsequent R mode instructions may now be interpreted, and 32R address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E32S Enter 32S Mode 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1

Sets bits 4 to 6 of the keys to 001. Subsequent S mode instructions may now be interpreted, and 32S address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

E64R Enter 64R Mode 0 0 0 0 0 1 0 0 0 0 1 0 0 1

Sets bits 4 to 6 of the keys to OlO. Subsequent R mode instructions may now be interpreted, and 64R address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged. E64V Enter 64V Mode 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0

Sets bits 4 to 6 of the keys to 110. Subsequent V mode instructions may now be interpreted, and 64V address calculations may be used to form effective addresses. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAFA far, address Effective Address to FAR 0 0 0 0 0 0 1 0 1 1 0 0 F 0 0 0 AP\32

Builds a 36-bit EA from the 32-bit address pointer contained in the instruction and loads it into the specified FAR. The AP bit field is processed and loaded into the bit portion of the FAR, for direct access. Indirection uses the bit field in the indirect pointer (if any). Leaves the values of CBIT, LINK, and the condition codes unchanged.

Figure 3-2 shows the format of the EA loaded into the specified FAR.

1 16 17 32 33 36 | RING, SEG | WORD # | BIT # |

> EA Format for EAFA Figure 3-2

EALB address
 Effective Address to LB
 1 0 0 1 1 0 0 1 0 TM\2 SR\3 BR\2
 DISPLACEMENT\16

Calculates an effective address, EA, and loads it into LB. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAR R, address Effective Address to Register 1 1 0 0 1 1 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Loads the 32-bit EA into the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EAXB address Effective Address to XB 1 0 1 1 1 0 0 1 0 TM\2 SR\3 ER\2 DISPLACEMENT\16

Calculates an effective address, EA, and loads it into XB. Leaves the values of CBIT, LINK, and the condition codes unchanged.

EIO address Execute I/O 0 1 1 1 0 0 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Executes bits 17 to 32 of EA as if they were a PIO instruction. If execution is successful, the instruction sets the condition codes as follows:

CC Meaning

EQ Successful INA, OTA, or SKS instruction

NE Unsuccessful INA, OTA, OR SKS; any OCP

Leaves the values of LINK and CBIT unchanged. For more information about I/O operations, see Chapter 11 of the System Architecture Reference Guide.

Note

Enables interrupts by setting bit 1 of the modals to 1. Inhibits interrupts for one instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This is a restricted instruction.

ENBL Enable Interrupts (Local) 000000010000001

This 850 instruction performs the same actions as ENB, except that it is performed specifically for the local processor. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This is a restricted instruction.

ENBM

Enable Interrupts (Mutual) 0000000100000000

For the 850, a processor checks the availability of the mutual exclusion lock. If available, the processor releases this lock and enables interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note



Enable Interrupts (Process) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0

For the 850, a processor checks the availability of the process exchange lock. If available, the process releases this lock and enables interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

FA f, address
 Floating Add
 0 0 1 1 1 0 1 F 0 TM\2 SR\3 BR\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Adds the contents of the specified FAC to the 32-bit contents of the location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) Stores the result in the FAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate. If a floating-point exception sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

# Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

FC f, address
 Floating Compare
 0 0 1 1 0 1 F 0 TM\2 SR\3 BR\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Compares the contents of the specified FAC to the contents of the location specified by EA. Leaves the values of LINK and CBIT unchanged. Sets the condition codes to reflect the outcome of the comparison:

# Condition

Contents of FAC > contents of location specified by EA. GT

Contents of FAC = contents of location specified by EA. EQ

Contents of FAC < contents of location specified by EA.

On some processors, FC works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages: first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract, resulting in a proper comparison.

### Note

The FC instruction also has a register-to-register and an immediate form. See Appendix B for more information.

 $\infty$ 

FCDQ

Floating Point Convert Double to Quad 1 1 0 0 0 0 0 1 0 1 1 1 1 0 0 1

Clears FAC1 to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

If FCDQ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

FCM f Floating Point Complement 0 1 1 0 0 0 0 F 0 1 0 0 0 0 0 0

Forms the two's complement of the contents of the FAC and normalizes the result if necessary. (See Chapter 6 of the <u>System Architecture</u> <u>Reference Guide</u>.) Stores the result in the FAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the <u>System Architecture Reference Guide</u>.

FD f, address Floating Divide 0 1 1 1 1 0 0 F 0 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Divides the contents of the specified FAC by the contents of the location specified by EA. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Stores the result in the FAC and normalizes if necessary. A divide by 0 or an overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

## Note

The FD instruction also has a register-to-register and an immediate form. See Appendix B for more information.

FL f, address Floating Load 0001100F0TM\2 SR\3 BR\2 [ DISPLACEMENT $\16$  ]

Calculates an effective address, EA. Converts the single precision operand to double precision and loads the result into the specified FAC without normalizing it. Leaves the contents of CBIT, LINK, and the condition codes unchanged.

# Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

FLT f,R Convert Integer to Floating Point 0 1 1 0 0 0 R\3 1 0 0 F 1 0 1

Converts the integer contained in R to a floating-point number and stores the result in the specified FAC. The values of CBIT, LINK, and the condition codes are indeterminate.

FLTH f,r Convert Halfword Integer to Floating Point 0 1 1 0 0 0 R\3 1 0 0 F 0 1 0

Converts the halfword integer contained in r to a floating-point number and stores the result in the specified FAC. The values of CBIT, LINK, and the condition codes are indeterminate.

FM f, address Floating Multiply 0 1 0 1 1 0 1 F 0 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Multiplies the 32-bit contents of the location specified by EA by the contents of the specified FAC. (See Chapter 6 of the <u>System Architecture Reference Guide.</u>) Normalizes the result, if necessary, and stores it in the FAC. An exponent overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

# Note

The FM instruction also has a register-to-register and an immediate form. See Appendix B for more information.

FRN f Floating Round 0 1 1 0 0 0 0 F 0 1 0 0 0 1 1 1

This instruction operates on and stores all results in the floating accumulator.

For the 2350 to 9955 II, the following actions occur. If bits 1 to 48 contain 0, then bits 49 to 64 are cleared to 0. If bits 24 and 25 both contain 1, then 1 is added to bit 24, bits 25 to 48 are cleared to 0, and the result is normalized. If bit 25 contains 1 and bits 26 to 48 are not equal to 0, then 1 is added to bit 24, bits 25 to 48 are cleared, and the result is normalized.

For the earlier systems listed in "About This Book", the following actions occur. If bits 1 to 48 contain 0, then bits 49 to 64 are cleared to 0. Otherwise, bit 25 is added to bit 24, bits 25 to 48 are cleared to 0, and the result is normalized.

For all systems, if no floating-point exception occurs, resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

# FRNM f FLoating Point Round Towards Negative Infinity 0 1 1 0 0 0 0 F 0 1 1 0 0 1 1 0

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, or if bits 25 to 48 of DAC contain zeros, the instruction ends. In any other case, the instruction clears bits 25 to 48 to 0, normalizes the result, and places it in DAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FRNP f Floating Point Round Towards Positive Infinity 0 1 1 0 0 0 0 F 0 1 1 0 0 1 0 1

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, or if bits 25 to 48 of DAC contain zeros, the instruction ends. In any other case, the instruction adds 1 to the value contained in bit 24 of DAC, clears bits 25 to 48 to 0, normalizes the result, and places it in DAC.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FRNZ f Floating Point Round Towards Zero 0 1 1 0 0 0 0 F 0 1 1 0 0 1 1 1

Converts the 64-bit value in DAC to a single precision floating-point number. If DAC contains 0, the instruction ends. If bits 25 to 48 of DAC are not zeros and bit 1 contains 1, the instruction adds 1 to the value contained in bit 24 of DAC, clears bits 25 to 48 to 0, normalizes the result, and places it in DAC. If any other condition exists, no rounding occurs.

If no floating-point exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, FRNZ sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

FS f, address
 Floating Subtract
 0 1 0 1 1 0 0 F 0 TM\2 SR\3 BR\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Subtracts the 32-bit contents of the location specified by EA from the contents of the specified FAC. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result, if necessary, and stores it in the FAC. An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

FST f, address Floating Store 0 0 1 1 1 0 0 F 0 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of the specified FAC into the 32-bit location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) The result is normalized only if rounding is enabled. If the exponent contained in the FAC is too large to be expressed in 8 bits, a floating-point exception (store exception) occurs. If no exception occurs, the instruction resets CBIT to 0. At the end of the instruction, the values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information. In either case, a floating-point exception leaves the contents of the memory location in an indeterminate state.

# 

Halts computer operation. The program counter points to the instruction that would have been executed if execution had not been stopped. The supervisor terminal indicates a halt. Leaves the values of CBIT, LINK, and the condition codes unchanged.

This instruction saves the contents of registers in a memory location specified by the RSAVPTR. The contents of RSAVPTR can be accessed by an LDAR/STAR instruction with address '40037. The registers are saved in their physical order. (See Chapter 9 of the System Architecture Reference Guide for the format of these register files.) The saved register file order is shown in Table 3-3.

| 6350,<br>  9750 to 9955 II<br>   | 2350 to 2755,<br>  9650 and 9655   | <br>  Earlier Systems*   |
|--|--|--|
| <pre>User Reg Set 3 User Reg Set 4 User Reg Set 1 User Reg Set 2 Microcode Reg File, Set 2 Indirect Reg Set Microcode Reg File, Set 1 DMx Reg File</pre> | <ul> <li>User Reg Set 1</li> <li>User Reg Set 2</li> <li>User Reg Set 3</li> <li>User Reg Set 4</li> <li>User Reg Set 5</li> <li>User Reg Set 6</li> <li>User Reg Set 7</li> <li>User Reg Set 8</li> <li>DMx Reg File</li> <li>Microcode Reg File,</li> <li>Set 1</li> <li>Microcode Reg File,</li> <li>Set 2</li> </ul> | User Reg Set 2<br>User Reg Set 1<br>DMx Reg File<br>Microcode Reg File |

| Table 3-3 |               |       |           |       |     |  |  |  |
|-----------|---------------|-------|-----------|-------|-----|--|--|--|
| Order     | $\mathbf{of}$ | Saved | Registers | After | HLT |  |  |  |

\* The earlier systems are listed in "About This Book". Of these, the 850 has two ISPs. For each ISP, the order of saved registers is identical to the order shown for the rest of the 50 Series.

Note

I R, address

Interchange Register and Memory Fullword 1 0 0 0 0 1 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Interchanges the 32-bit value contained in the specified R with the 32-bit value contained in the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

The I instruction is non-atomic, and, especially for dual-stream processors, cannot be used for spin-locks. In these cases, use the STCD instruction instead.

This instruction also has a register-to-register form. See Appendix B for more information.

ICBL r Interchange Bytes and Clear Left 0 1 1 0 0 0 R\3 0 1 1 0 1 0 1

Interchanges bits 1 to 8 and bits 9 to 16 of the specified r, then loads 0 into bits 1 to 8 of r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ICBR r

Interchange Bytes and Clear Right  $0 \ 1 \ 1 \ 0 \ 0 \ R \ 3 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0$ 

Interchanges bits 1 to 8 and bits 9 to 16 of the specified r, then loads zeros into bits 9 to 16 of r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

► ICHL R

Interchange Halfwords and Clear Left 0 1 1 0 0 0 R\3 0 1 1 0 0 0 0

Interchanges the contents of bits 1 to 16 and bits 17 to 32 of the specified R, then loads zeros into bits 1 to 16 of R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ICHR R Interchange Halfwords and Clear Right

0 1 1 0 0 0 R\3 0 1 1 0 0 0 1

Interchanges the contents of bits 1 to 16 and bits 17 to 32 of the specified R, then loads zeros into bits 17 to 32 of R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ICP R Increment C Pointer 0 1 1 0 0 0 R\3 1 1 1 0 1 1 1

Increments the C language pointer in the specified R by 1 byte. Incrementing the largest offset adds 1 to the segment number. Incrementing the largest segment number with the largest offset generates a pointer to segment 0, offset 0, byte 1. Leaves the CBIT, LINK, and the condition codes unchanged. (For C pointer details, see <u>I</u> <u>Mode</u> in Chapter 1 and 32 I Mode in Appendix B of this guide.)

Note

If ICP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

IH r, address

Interchange r and Memory Halfword 101001DR\3TM\2SR\3BR\2 [DISPLACEMENT\16]

Calculates an effective address, EA. Interchanges the value contained in the specified r with the 16-bit value contained in the location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

The IH instruction is non-atomic, and, especially for dual-stream processors, cannot be used for spin-locks. In these cases, use the STCH instruction instead.

This instruction also has a register-to-register form. See Appendix B for more information.

IH1 r Increment r by 1 0 1 1 0 0 0 R\3 1 0 1 0 1 1 0

Increments the contents of the specified r by 1 and stores the result in r. An overflow causes an integer exception. If no integer exception occurs, CBIT is reset to 0. LINK reflects the state of the carry. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.



1H2 r Increment r by 2 0 1 1 0 0 0 R\3 1 0 1 0 1 1 1

Increments the contents of the specified r by 2 and stores the result in r. An overflow causes an integer exception to occur. If no integer exception occurs, CBIT is reset to 0. LINK reflects the state of the carry. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

IM address Increment Memory Fullword 1 0 0 1 1 0 0 0 0 TM\2 SR\3 ER\2 DISPLACEMENT\16

Adds 1 to the 32-bit integer contained in the specified location and stores the result back in the specified location. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the operation. (See Appendix A.) IMH address
 Increment Memory Halfword
 1 0 1 1 1 0 0 0 0 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Adds 1 to the 16-bit integer contained in the specified location and stores the result back in the specified location. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the operation. (See Appendix A.)

INBC address Interrupt Notify Beginning, Clear Active Interrupt 0 0 0 0 0 1 0 1 0 0 0 1 1 1 1 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the beginning of the appropriate priority level queue. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts.

The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information.

Note

INBC is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INEN address
 Interrupt Notify Beginning
 0 0 0 0 0 0 1 0 1 0 0 0 1 1 0 1
 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the beginning of the appropriate priority level queue, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt.

The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the System Architecture Reference Guide for more information.

### Note

INEN is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INEC address Interrupt Notify End, Clear Active Interrupt 0 0 0 0 0 0 1 0 1 0 0 0 1 1 1 0 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the end of the appropriate priority level queue. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts.

The values of CBIT, LINK and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information.

### Note

INEC is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.

INEN address
 Interrupt Notify End
 0 0 0 0 0 0 1 0 1 0 0 0 1 1 0 0
 AP\32

Notifies a semaphore at the specified address during phantom interrupt code. Restores the state of the interrupted process by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from microcode temporary registers PSWPB and PSWKEYS. Places the notified process at the end of the appropriate priority level queue, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt.

The values of CBIT, LINK, and the condition codes are indeterminate. A process exchange will occur if the notified process is of a higher priority than the interrupted process. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information.

# Note

This is a restricted instruction.

This instruction is normally used to transfer from phantom interrupt code to an interrupt process. See Chapter 10 of the System Architecture Reference Guide for more information.



Inhibits interrupts by resetting bit 1 of the modals to 0. Inhibits interrupts until an enable interrupts instruction executes. The processor ignores any interrupt requests that are made over the I/O bus. This instruction takes effect immediately. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This is a restricted instruction.

This 850 instruction performs the same actions as INH does. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

### INHL is a restricted instruction.

# INHM Inhibit Interrupts (Mutual) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

For the 850, a processor checks the availability of the mutual exclusion lock. If available, the processor sets this lock and inhibits interrupts. Otherwise, it waits for the lock to be released by the other processor and then sets the lock and inhibits interrupts. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This is a restricted instruction.

INHP Inhibit Interrupts (Process) 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0

For the 850, a processor checks the availability of the process exchange lock. If available, the processor sets it and inhibits interrupts. Otherwise, it waits for the lock to be released by the other processor, and then sets the lock and inhibits interrupts. It also inhibits interrupts in the local processor. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This is a restricted instruction.

INK r Input Keys 0 1 1 0 0 0 R\3 0 1 1 1 0 0 0

Loads the contents of the I mode keys into the specified r. Leaves the values of CBIT, LINK, and the condition codes unchanged. Reads the low-order 8 bits of the S register along with the high-order 8 bits of the keys register.

INT f,R Convert Floating Point to Integer 0 1 1 0 0 0 R\3 1 0 0 F 0 1 1

Converts the double precision floating-point number contained in the specified floating accumulator to a 32-bit integer and stores the result in R. Ignores the fractional part of the floating-point number. For example, +4.5 is converted to +4 and -4.5 is converted to -4.

Overflow occurs if the value in the floating accumulator is less than  $-2^{**31}$  or greater than  $(2^{**31})-1$ . An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

▶ INTH f,r

Convert Floating Point Number to Halfword Integer 0 1 1 0 0 0 R\3 1 0 0 F 0 0 1

Converts the double precision floating-point number contained in the specified floating accumulator to an integer and stores the result in r. Ignores the fractional portion of the floating-point number. For example, +4.5 is converted to +4 and -4.5 is converted to -4. Overflow occurs if the value in the floating accumulator is less than  $-2^{**15}$  or greater than  $(2^{**15})-1$ . An overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0.

At the end of this instruction, the contents of R bits 17 to 32 are indeterminate. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 in the keys contains 1, the instruction sets CBIT to 1. If bit 7 contains 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

IR1 R Increment Register by 1 0 1 1 0 0 0 R\3 1 0 1 0 0 1 0

Increments the contents of the specified R by 1 and stores the result in R. An overflow causes an integer exception fault. If no integer exception occurs, CBIT is reset to 0. LINK contains the carry-out bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 in the keys contains 0, the IRI instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. (See Chapter 10 of the System Architecture Reference Guide.) IR2 R Increment Register by 2 0 1 1 0 0 0 R\3 1 0 1 0 0 1 1

Increments the contents of the specified R by 2 and stores the result in R. An overflow causes an integer exception fault. If no integer exception occurs, CBIT is reset to 0. LINK contains the carry-out bit. The condition code contains the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 in the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

IRB r
 Interchange r Bytes
 0 1 1 0 0 0 R\3 0 1 1 0 1 0 0

Interchanges bits 1 to 8 and bits 9 to 16 of the specified r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

IRH R Interchange Register Halves 0 1 1 0 0 0 R\3 0 1 0 1 1 1 1

Interchanges the contents of bits 1 to 16 and bits 17 to 32 of the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

IRIC Interrupt Return, Clear Active Interrupt 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1

Returns from an interrupt. Restores the state existing before the interrupt by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from the values saved in microcode temporary registers PSWPB and PSWKEYS. Issues a CAI pulse to clear the currently active interrupt, and enables interrupts.

### Note

IRTN Interrupt Return 0 0 0 0 0 0 0 1 1 0 0 0 0 0 1

Returns from an interrupt. Restores the state existing before the interrupt by loading bits 1 to 16 of PB, bits 17 to 32 of the program counter, and the keys from the values saved in microcode temporary registers PSWPB and PSWKEYS, and enables interrupts. Does not issue a CAI pulse to clear the currently active interrupt.

Note

This is a restricted instruction.

ITLB Invalidate STLB Entry 0000000110001101

Invalidates the STLB entry that corresponds to the virtual address contained in GR2. The values of CBIT, LINK, and the condition codes are indeterminate. You must execute this instruction whenever you change the page table entry for the given address.

If you change an SDW or DTAR (explained in Chapter 4 of the <u>System</u> <u>Architecture Reference Guide</u>), you usually have to invalidate the entire STLB by issuing the instruction PTLB. A 0 in the segment number portion of GR2 invalidates the IOTLB entry corresponding to the address specified by GR2.

Note

JMP address
 Jump
 1 0 1 1 1 0 0 0 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA, and loads it into the program counter. Leaves the values of CBIT, LINK, and the condition codes unchanged.

JSR r, address Jump to Subroutine 1 1 1 0 1 1 DR\3 TM\2 SR\3 ER\2 DISPLACEMENT\16

Calculates an effective address, EA. Saves the 16-bit halfword number position of the return address in the specified r. Loads the program counter with the current segment location specified by bits 17 to 32 of the EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction is useful for calling routines within the current segment only.

JSXB address
 Jump and Save in XB
 1 0 1 1 0 0 0 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA. Loads the contents of the program counter into XB. Loads EA into the program counter. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

JSXB can make subroutine calls outside the current segment as well as within.

L R, address Load Full Word 0 0 0 0 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads EA into the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

LOC r, address
 Load C Character
 1 0 0 1 0 1 DR\3 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates a C language pointer and uses it to load a single character into bits 9 to 16 of the specified r. If bit 4 of the C pointer contains 0, bits 1 to 8 of the location contain the character to be loaded; if bit 4 of the pointer contains 1, bits 9 to 16 of the location contain the character.

Clears bits 1 to 8 of r, but leaves bits 17 to 32 of R unchanged. Sets the condition code EQ to 1 (indicating equal to 0) when 0 is loaded; resets EQ to 0 (indicating not equal to zero) for all other characters. The state of the LT condition code is indeterminate. Testing the results should be done using either BCEQ or BCNE branches only. Leaves the values of CBIT and LINK unchanged.

### Note

The LOC instruction is valid only for general register relative and indirect forms of address formation. Other forms of address formation (including indexing) do not reliably generate the C language pointer.

In particular, do not use the register-to-register or immediate form with the LOC instruction because it would be interpreted as a CCP instruction. (LOC and CCP share the same opcode, but CCP uses the register-to-register form; the immediate form of CCP is undefined, but the preferred implementation is a UII (unimplemented instruction.)

Direct addressing, however, will obtain the first byte (of two) pointed to by the effective address. This assumes that the base register used was loaded with a conventional 32-bit IP with the E bit reset.

If LOC is used for any earlier system listed in "About This Book", a UII fault occurs. (See Chapter 10 of the <u>System</u> Architecture Reference Guide.)

LCEQ r Load Register on Condition Code EQ 0 1 1 0 0 0 R\3 1 1 0 1 0 1 1

If the condition codes reflect an equal to 0 condition, the instruction loads the specified r with a 1. If they reflect a not equal to 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LOGE r Load Register on Condition Code GE 0 1 1 0 0 0 R\3 1 1 0 1 1 0 0

If the condition codes reflect a greater than or equal to 0 condition, the instruction loads the specified r with a 1. If they reflect a less than 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LOGT r Load Register on Condition Code GT 0 1 1 0 0 0 R\3 1 1 0 1 1 0 1

If the condition codes reflect a greater than 0 condition, the instruction loads the specified r with a 1. If they reflect a less than or equal to 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LCLE r Load Register on Condition Code LE 0 1 1 0 0 0 R\3 1 1 0 1 0 0 1

If the condition codes reflect a less than or equal to 0 condition, the instruction loads the specified r with a 1. If they reflect a greater than 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# LCLT r Load Register on Condition Code LT 0 1 1 0 0 0 R\3 1 1 0 1 0 0 0

If the condition codes reflect a less than 0 condition, the instruction loads the specified r with a 1. If they reflect a greater than or equal to 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# LCNE r

Load Register on Condition Code NE  $0 1 1 0 0 0 R \setminus 3 1 1 0 1 0 1 0$ 

If the condition codes reflect a not equal to 0 condition, the instruction loads the specified r with a 1. If they reflect an equal to 0 condition, the instruction loads r with a 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

LDAR R, address
 Load Addressed Register
 1 0 0 1 0 0 DR\3 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates a 32-bit (1-word) effective address, EA. Loads the specified R with the contents of the register file location specified by the offset portion of EA. Bit 2 and bit 12 of the offset portion of EA determine the actions of this instruction.

- Bit 2 Bit 12 Action
  - 1\* ---- Ignore bits 1 and 3 to 9. The offset portion of EA specifies an absolute register number from 0 to '377.
  - 0\* 1 Bits 13 to 16 of the offset portion of EA specify one of the registers '20 to '37 in the current register set.
  - 0 0 Bits 13 to 16 of the offset portion of EA specify one of the registers 0 to '17 in the current register set.

\*This is a restricted instruction.

Leaves the values of CBIT and LINK unchanged; the values of the condition codes are indeterminate. See Chapter 9 of the System Architecture Reference Guide for more information about register sets.

# Note

If the current ring is not 0 and EA is outside the range of 0 to '17, inclusive, any access causes an RXM violation.

LDC flr,r Load Character 0 1 1 0 0 0 R\3 1 1 1 FLR 0 1 0

If the contents of the specified FLR are nonzero, the instruction fetches the single character pointed to by the appropriate FAR and loads it into bits 9 to 16 of r. When the FAR's bit field contains 0, it specifies the left byte (bits 1 to 8) of the 16-bit addressed quantity; when the bit field contains 8, the right byte (bits 9 to 16) is specified. This instruction loads zeros into bits 1 to 8 of r. Updates the contents of the FAR by 8 (one byte) so that they point to the next character. Decrements the contents of the specified FIR by 1. Sets the condition codes to NE. Leaves the values of CBIT and LINK unchanged.

If the contents of the specified FLR are 0, the instruction sets the condition codes to EQ.

#### Note

This instruction uses FARO when FLRO is specified, and FAR1 when FLRI is specified.

LEQ R Load Register on Equal to 0 0 1 1 0 0 0 R\3 0 0 0 0 0 1 1

If the contents of the specified R are equal to 0, the instruction loads r with a 1. If not equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

### ▶ LF r

Logic Set False 0 1 1 0 0 0 R\3 0 0 0 1 1 1 0

Loads the specified r with 0. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate.
# LFEQ f,r Load Register on Floating Accumulator Equal to 0 0 1 1 0 0 0 R\3 0 0 1 F 0 1 1

If the contents of the specified floating accumulator are equal to 0, the instruction loads the specified r with a 1; if not equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFEQ works correctly only on normalized or nearly normalized numbers, because it checks fraction bits 1 to 32 only for equal to 0 and less than 0. (See the System Architecture Reference Guide, Chapter 6.)

# ► LFGE f,r

Load Register on Floating Accumulator Greater Than or Equal to 0 0 1 1 0 0 0 R3 0 0 1 F 1 0 0

If the contents of the specified floating accumulator are greater than or equal to 0, the instruction loads the specified r with a 1; if less than 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFGE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFGT f,r

Load Register on Floating Accumulator Greater Than 0 0 1 1 0 0 0 R3 0 0 1 F 1 0 1

If the contents of the specified floating accumulator are greater than 0, the instruction loads the specified r with a 1; if less than or equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFGT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFLE f,r Load Register on Floating Accumulator Less Than or Equal to 0 0 1 1 0 0 0 R\3 0 0 1 F 0 0 1

If the contents of the specified floating accumulator are less than or equal to 0, the instruction loads the specified r with a 1; if greater than 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFLE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)



Loads the 16-bit, unsigned integer contained in bits 17 to 32 (the second halfword) of the instruction into the specified FLR. Clears the upper bits of the FLR. Leaves the values of CBIT, LINK, the condition codes, and the associated FAR unchanged.

LFLT f,r Load Register on Floating Accumulator Less Than 0 0 1 1 0 0 0 R\3 0 0 1 F 0 0 0

If the contents of the specified floating accumulator are less than 0, the instruction loads the specified r with a 1; if greater than or equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFLT works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the System Architecture Reference Guide.)

LFNE f,r Load Register on Floating Accumulator Not Equal to 0 0 1 1 0 0 0 R\3 0 0 1 F 0 1 0

If the contents of the specified floating accumulator are not equal to 0, LFNE loads the specified r with a 1; if equal to 0, LFNE loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LFNE works correctly only on normalized or nearly normalized numbers, because it checks the first 32 fraction bits only for equal to zero and less than zero. (See Chapter 6 in the <u>System Architecture Reference</u> Guide.)

IGE R Load Register on Greater Than or Equal to 0 0 1 1 0 0 0 R\3 0 0 0 0 1 0 0

If the contents of the specified R are greater than or equal to 0, the instruction loads r with a 1; if less than 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LGT R Load Register on Greater Than 0 0 1 1 0 0 0 R\3 0 0 0 0 1 0 1

If the contents of the specified R are greater than 0, the instruction loads r with a 1; if less than or equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LH r, address Load Halfword 0 0 1 0 0 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the 16-bit contents contained in the location specified by EA into r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

LH also has a register-to-register and an immediate form. (See Appendix B.)



Load r on EQ 011000 R\30001011

If the contents of the specified r are equal to 0, the instruction loads r with a 1; if not equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LHGE r Load r on GE 0 1 1 0 0 0 R\3 0 0 0 0 1 0 0

If the contents of the specified r are greater than or equal to 0, the instruction loads r with a 1; if less than 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LHGT r Load r on GT 0 1 1 0 0 0 R\3 0 0 0 1 1 0 1

If the contents of the specified r are greater than 0, the instruction loads r with a 1; if less than or equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LHL1 r, address Load Halfword Shifted Left by 1 0 0 0 1 0 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Shifts the contents of the location specified by EA left one bit and stores the result in the specified r. (Shifts zero into the vacated bit.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

LHL1 also has a register-to-register form. (See Appendix B.)

LHL2 r, address Load Halfword Shifted Left by 2 0 0 1 1 0 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Shifts the 16-bit contents of the location specified by EA left two bits and stores the result in the specified r. (Shifts zeros into the vacated bits.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

LHL2 also has a register-to-register form. (See Appendix B.)

LHL3 r, address Load Halfword Shifted Left by 3 0 1 1 1 0 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Shifts the 16-bit contents of the location specified by EA left three bits and stores the result in the specified r. (Shifts zeros into the vacated bits.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

LHL3 also has a register-to-register form. (See Appendix B.)

If LHL3 is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

LHLE r Load r on LE 0 1 1 0 0 0 R\3 0 0 0 1 0 0 1

If the contents of the specified r are less than or equal to 0, the instruction loads r with a 1; if greater than 0, the instruction loads r with 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LHLT r Load r on LT 0 1 1 0 0 0 R\3 0 0 0 0 0 0 0

If the contents of the specified r are less than 0, the instruction loads r with a 1; if greater than or equal to 0, loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LHNE r Load r on NE  $0 1 1 0 0 0 R \\ 3 0 0 0 1 0 1 0$ 

If the contents of the specified r are not equal to 0, the instruction loads r with a 1; if equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LIOT address
 Load IOTLB
 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0
 AP\32

Loads a specified IOTLB entry. Table 3-4 shows the contents of the LIOT entry and the origin of the information. The values of CBIT, LINK, and the condition codes are indeterminate.

# Table 3-4 LIOT Data

| Origin                                    | Description  |
|---|--|
| AP in LIOT                                | Virtual address in I/O segment (calculated)<br>from the EA).   |
| Page table<br> <br>                       | Physical address (translation of the<br>virtual address) obtained from I/O<br>segment. If the fault bit is set<br>to 1, a page fault occurs.   |
| GR2 register<br> <br> <br> <br> <br> <br> | Target virtual address. This is the<br>segment number and page number of the<br>virtual address that will be used by<br>procedures accessing this information.<br>This is used to help invalidate the<br>proper locations in the cache. The<br>segment number and the low-order 10<br>bits (offset number in the page) are<br>ignored. |

Note

This is a restricted instruction.

LIP R, address Load Indirect Pointer 1 1 0 1 0 1 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads the value contained in the location specified by EA into the specified R. Checks these contents for a pointer fault.

This pointer fault is generated when the contents of the memory location to be loaded into the specified R contain a pointer fault (bit 1 contains 1).

If this pointer fault occurs, the pointer to the memory location is saved in FADDR (SB + 11) as well as bits 1 to 16 of the contents of that memory location FOODEH (SB + 10). After completion of the fault handling mechanism, the instruction can be re-executed. (See Chapter 10 of the System Architecture Reference Guide.)

Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

LIP should weaken the ring field against the ring field of the effective address. This is not done on some current processors, but will be done on all future processors.

If LIP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

LLE R Load Register on Less Than or Equal to 0 0 1 1 0 0 0 R\3 0 0 0 0 0 0 1

If the contents of the specified R are less than or equal to 0, the instruction loads r with a 1. If the contents of R are greater than 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

LLT R Load Register on Less Than 0 0 1 1 0 0 0 R\3 0 0 0 0 0 0 0

If the contents of the specified R are less than 0, the instruction loads r with a 1. If the contents of R are greater than or equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.)

# LINE R

Load Register on Not Equal to 00 1 1 0 0 0 R\3 0 0 0 0 0 1 0

If the contents of the specified R are not equal to 0, the instruction loads r with a 1; if equal to 0, the instruction loads r with a 0. Leaves the values of LINK and CBIT unchanged. The condition codes reflect the result of the comparison. (See Appendix A.) LPID Load Process ID 000000110001111

Loads the process ID from bits 1 to 10 of GR2 into RPID (the process ID register, which contains the 10 most significant bits of the user's address space). Leaves the values of CBIT, LINK, and the condition codes unchanged.

The RPID data is used to update the process ID field of an STLB entry as required. This RPID data is later used during subsequent memory accesses to verify that STLB data is still valid (STLB hit) or not (STLB miss). This register is for internal machine operation, and should not normally be modified by the user.

# Note

LPID is a restricted instruction.

LPSW address
 Load PSW
 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 1
 AP\32

Changes the status of the processor by loading new values into the program counter, keys, and modals. Inhibits interrupts for one instruction.

Addresses a 64-bit (4-halfword) block at the specified location. The block has the following format.

Offset in Block

# Contents

- 1 to 2 New program counter (ring, segment, offset numbers)
  - 3 New keys
  - 4 New modals

Loads the program counter and keys of the currently running process with the contents of the first three offsets (bits 1 to 48), then loads the processor modals with the contents of the fourth offset (bits 49 to 64).

The new value of bit 15 in the keys, the in-dispatch bit, can temporarily halt execution of the current process. This bit is altered by software only during a cold or a warm start. If bit 15 is 0, the currently executing process will continue to execute, but at a location defined by the new value of the program counter. If bit 15 is 1, the processor enters the dispatcher and dispatches the ready process with the highest priority. When execution resumes for the process that was temporarily halted, execution resumes at the point defined by the value of the new program counter.

Regardless of the value of bit 15, the new value of the modals takes effect immediately, since the modals are associated with the processor, not the process.

The LPSW instruction loads the 64 bits (four halfwords) of the register set that the STLR instruction cannot correctly load. STLR does not update the separate hardware registers the processor uses to maintain duplicate information for optimization. Never use the LPSW instruction to change bits 9 to 11 of the modals. These bits specify the current user register set. This means that if you do not know the current value of these bits, you must do the following each time you want to execute an LPSW:

- 1. Inhibit interrupts.
- 2. Read the current values of modal bits 9 to 11 with an LDLR '24 instruction.
- 3. Mask the old values of the modal bits into the new information.
- 4. Load the new information into the modals with an LPSW.

For the two common uses of LPSW, you do not have to perform this sequence, since the values of modal bits 9 to 11 are predictable. When you use LPSW after a Master Clear to turn on processor exchange mode, bits 9 to 11 are 010 because the processor is always initialized to register set 2. When you use LPSW to return from a fault, check, or interrupt, simply reload the values stored by the break because these values are still correct.

You should not use LPSW to set bits 16 (the save-done bit) or 15 (the in-dispatcher bit) of the keys, unless you are merely loading status following a fault, check, or interrupt. When issuing LPSW after a Master Clear, make sure you load zeros into both of these bits.

Note

This is a restricted instruction.

LT r Logic Set True 0 1 1 0 0 0 R\3 0 0 0 1 1 1 1

Loads the specified r with 1. Leaves the values of LINK and CBIT unchanged. The values of the condition codes are indeterminate.

M R, address Multiply Fullword 1 0 0 0 1 0 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Multiplies the 32-bit value contained in the location specified by EA by the 32-bit value contained in the specified R. Stores the 64-bit result in the specified R and R+1. The least significant bit of the result is contained in bit 32 of R+1. The 150/250, 450/550/250-II, I450-II, and 2250 processors leave the CBIT and LINK unchanged. The other 50 Series processors reset the value of the CBIT to 0 and leave the value of LINK indeterminate. For all 50 Series processors, the condition codes are unchanged. This instruction cannot cause an overflow or generate an integer exception.

# Note

R must be an even numbered register.

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

MH r, address Multiply Halfword 1 0 1 0 1 0 R\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Multiplies the 16-bit value contained in the location specified by EA by the 16-bit value contained in the specified r. Stores the 32-bit result in R. Bit 32 of R contains the least significant bit of the result. The value of the CBIT is reset to 0. The value of LINK is indeterminate, and the condition codes are unchanged. This instruction cannot cause an overflow or generate an integer exception.

Note

MH r also has a register-to-register and an immediate form. See Appendix B for more information. N R, address AND Fullword 0 0 0 0 1 1 DR\3 TM\2 SR\3 BR\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Logically ANDs the value contained in the specified R with the 32-bit value contained in the location specified by EA. Stores the result in the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.



NFYB address
 Notify to Beginning
 0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 1
 AP\32

Notifies on semaphore at address specified in second and third halfwords of the instruction. Uses LIFO (last in, first out) queueing. Does not clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. For more information, see Chapter 9 of the System Architecture Reference Guide.

Note

This is a restricted instruction.

NFYE address Notify to End 0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 AP\32

Notifies on semaphore at the address specified in second and third halfwords of the instruction. Uses FIFO (first in, first out) queueing. Does not clear the currently active interrupt. The values of CBIT, LINK, and the condition codes are indeterminate. For more information, see Chapter 9 of the System Architecture Reference Guide.

# Note

# This is a restricted instruction.

NH r, address AND Halfword 0 0 1 0 1 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Logically ANDs the value contained in the specified r with the 16-bit value contained in the location specified by EA. Stores the result in r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

NH also has a register-to-register and an immediate form. See Appendix B for more information.

NOP

No Operation 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

Does nothing. Leaves the values of CBIT, LINK, and the condition codes unchanged.

O R, address
 OR Fullword
 O 1 0 0 1 1 DR\3 TM\2 SR\3 BR\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Logically ORs the value contained in the specified R with the 32-bit value contained in the location specified by EA. Stores the result in the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

OH r, address OR Halfword 0 1 1 0 1 1 R\3 TM\2 SR\2 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Logically ORs the value contained in the specified r with the 16-bit value contained in the location specified by EA. Stores the result in r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

OTK r Output Keys 0 1 1 0 0 0 R\3 0 1 1 1 0 0 1

Stores the contents of the specified r in the keys. Resets bits 15 to 16 of the keys to 0. Loads CBIT, LINK, and the condition codes from the specified r as a result of the operation. If this instruction is executed in Ring 0, it inhibits interrupts during execution of the next instruction.

PCL address
 Procedure Call
 1 0 0 1 1 0 0 0 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

See Chapter 8 of the System Architecture Reference Guide for a complete description of this instruction. Sets CBIT, LINK, and the condition codes to the values contained in the ECB.

# Note

When arguments are to be transferred to the called procedure, this instruction uses GR5 and GR7, destroying the previous contents of these registers. XB is updated if an AP has the S bit = 0. The contents of GR5, GR7, and XB remain unchanged if no arguments are transferred. The contents of the condition codes, CBIT, and LINK are not correctly saved in the ECB along with the rest of the caller's keys.

PID R Position for Integer Divide 0 1 1 0 0 0 R\3 0 1 0 1 0 1 0

Positions a register for integer divide. Loads the contents of the specified R into R+1. Extends the sign of R (bit 1) into bits 2 to 32 of R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

# Note

R must be a even numbered register.

PIDH r Position r for Integer Divide 0 1 1 0 0 0 R\3 0 1 0 1 0 1 1

Moves the contents of the specified r (bits 1 to 16 of R) into bits 17 to 32 of R. Extends the contents of bit 1 of r into bits 2 to 16 of R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

PIM R Position After Multiply 0 1 1 0 0 0 R\3 0 1 0 1 0 0 0

Checks bit 1 of R+1 to see if it is the same as all the bits in the specified R, and then moves the contents of R+1 into R. If bit 1 of R+1 was not the same as all the bits in R, an overflow occurs which causes an integer exception. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 in the keys contains 0, the PIM instruction sets CBIT to 1. If bit 8 contains 1, the instruction sets CBIT to 1 and causes an integer exception fault. For more information, see Chapter 10 of the System Architecture Reference Guide.

# Note

R must be an even numbered register.

PIMH r Position r after Multiply 0 1 1 0 0 0 R\3 0 1 0 1 0 0 1

Checks the contents of bit 17 of the specified R to see if it has the same value as do all of bits 1 to 16 of R, and then moves the contents of bits 17 to 32 into bits 1 to 16. If bit 17 was different from all of bits 1 to 16, an integer exception occurs. If no integer exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

To position bits 17 to 32 of R in bits 1 to 16 of R, PIMH can modify all 32 bits of R, meaning that the contents of bits 17 to 32 of R are indeterminate at the end of this instruction. PRIN Procedure Return 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1

Deallocates the stack frame created for the executing procedure and returns to the environment of the procedure that called it.

To deallocate the frame, the instruction stores the current value of the stack base register into the free pointer. It then restores the caller's state by loading the caller's program counter, stack base register, linkage base register, and keys with the values contained in the frame being deallocated. Sets bits 15 to 16 of the keys to 0.

Loads the ring number in the program counter with the logical OR (weaker) of the saved program counter ring and the current ring number. This process prevents inward returns but also allows returns from gated calls to work properly.

PILB

Purge TLB 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0

GR2 contains the address of a physical page, right justified. Based on the value of GR2 bit 1, PTLB purges either the first 128 locations of the STLB (i.e., not the IOTLB), or a specified physical page. If GR2 bit 1 contains a 1, the instruction performs a complete purge. If GR2 bit 1 contains a 0, the instruction purges the page specified by GR2. Leaves the values of CBIT, LINK, and the condition codes indeterminate. See Chapters 1, 4, and 11 of the System Architecture Reference Guide for more information about the STLB and IOTLB.

Note

This is a restricted instruction.

On the 750, 850, 2350 to 9955 II, insert a CRE (Clear E) instruction before PTLB. Since PTLB uses E (GR3 in I mode) as a pointer, the CRE zeros GR3 before PTLB manipulates it. If an interrupt occurs during PTLB's execution, GR3 points to the location PTLB is currently purging. PTLB leaves the contents of GR3 in an undefined state at the end of its execution.

QFAD address Quad Precision Floating Add 0 1 1 1 1 0 1 1 0 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Adds the 112-bit, quad precision number contained in the locations specified by EA to the contents of QAC. (See Chapter 6 of the <u>System Architecture Reference Guide.</u>) Normalizes the result, if necessary, and loads it into QAC. An overflow or underflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

Note

If QFAD is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFC address
 Quad Precision Floating Compare
 1 0 0 1 1 0 1 1 1 TM\2 SR\3 BR\2
 DISPLACEMENT\16

Calculates an effective address, EA. Compares the contents of QAC (explained in Chapter 6 of the <u>System Architecture Reference Guide</u>) to the 112-bit contents of the location specified by EA. Leaves the values of CBIT and LINK unchanged. Sets the condition codes (CC) to the outcome of the comparison as shown below.

# $\frac{\text{Condition}}{\text{Contents of QAC} > \text{contents of location specified by EA.} \qquad \text{GT}}$ Contents of QAC = contents of location specified by EA. EQ

Contents of QAC < contents of location specified by EA. LT

On some processors, QFC works correctly only on normalized numbers as follows. The comparison has a maximum of three sequential stages: first the signs, then the exponents, and finally the fractions of the two numbers are compared for equality. If the comparison during any one of these stages reveals an inequality, the results are returned and the instruction ends. Unnormalized numbers are unexpected and produce unexpected results. Other processors actually perform a subtract, resulting in a proper comparison.

If QFC is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

# ► QFCM

Quad Precision Floating Complement

Forms the two's complement of the value contained in QAC. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Normalizes the result, if necessary, and stores it in QAC. An underflow or overflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

Note

If QFCM is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFDV address Quad Precision Floating Point Divide 1 0 0 1 1 0 1 1 0 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Divides the contents of QAC by the 112-bit contents of the location specified by EA. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result, if necessary, and stores the whole quotient into QAC. An overflow, underflow, or divide by to causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide.

If QFDV is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFLD address
 Quad Precision Floating Load
 0 1 1 1 1 0 1 0 0 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an extended, augmented effective address, EA. Performs one of the following actions with the value contained in the location specified by EA. Loads bits 1 to 112 into QAC and zeros QAC bits 113 to 128, or loads 128 bits into QAC. In either case, there is no normalization of the result. (See Chapter 6 of the <u>System Architecture</u> <u>Reference Guide</u> for more information.) Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

If QFLD is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFMP address
 Quad Precision Floating Point Multiply
 1 0 1 1 0 1 0 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA. Multiplies the contents of QAC by the 112-bit contents of the location specified by EA. (See Chapter 6 of the <u>System Architecture Reference Guide</u>.) Normalizes the result, if necessary, and stores it into QAC. An overflow or underflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

If QFMP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFSB address Quad Precision Floating Point Subtract 0 1 1 1 1 0 1 1 1 TM\2 SR\3 ER\2 DISPLACEMENT\16

Calculates an effective address, EA. Subtracts the 112-bit contents of the locations specified by EA from the contents of QAC. (See Chapter 6 of the System Architecture Reference Guide.) Normalizes the result, if necessary, and loads it into QAC. An overflow or underflow causes a floating-point exception. If no floating-point exception occurs, CBIT is reset to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

# Note

If QFSB is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

QFST address
 Quad Precision Floating Store
 0 1 1 1 1 0 1 0 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of QAC into the 128 bits of memory specified by EA. Leaves the values of LINK, CBIT, and the condition codes unchanged.

# Note

QFST does not normalize the result before storing it into the specified memory location.

If QFST is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

# QINQ Quad to Integer, in Quad Convert 1 1 0 0 0 0 0 1 0 1 1 1 1 0 1 0

Strips the fractional portion of QAC as described in Table 3-5.

| Table 3-5    |  |
|--------------|--|
| QINQ Actions |  |
|              |  |

| Exponent Value                                 | Action   |  |
|--|--|--|
| '337 <= Exp                                    | No operation.  |  |
| '200 < Exp < '337<br> <br> <br> <br> <br> <br> | <pre>If sign &gt;= 0, strip fractional part of QAC for result. If sign &lt; 0 and fractional part &lt;&gt; 0, strip fractional part of QAC and increment integer portion of QAC by 1. If sign &lt; 0 and fractional part = 0, no action is done.</pre> |  |
| '200 = Exp<br> <br>                            | If sign >= 0, result = 0.<br>If sign < 0 and bits 2 to 96 = 0 result = -1.<br>If sign < 0 and bits 2 to 96 <> 0 result = 0.  |  |
| '200 > Exp                                     | Result = 0.  |  |

QINQ can cause a floating-point exception. This exception does not alter the contents of QAC. If no exception occurs, the instruction resets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

If QINQ is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.) QIQR Quad to Integer, in Quad Convert Rounded 1 1 0 0 0 0 0 1 0 1 1 1 1 0 1 1

Strips the fractional portion of QAC as described in Table 3-6.

| Exponent Value                        | Action  |  |
|---------------------------------------|---|--|
| '337 <= Exp                           | No operation.   |  |
| <br>  '177 < Exp < '337<br> <br> <br> | If sign >= 0, round.*<br>If sign < 0 and fractional part <> 0.5,**<br>round and strip the fractional part<br>of QAC.  |  |
| Exp = '177                            | <pre>If sign &gt;= 0, result = 0. If sign &lt; 0 and bits 2 to 96 = 0, result = -1. If sign &lt; 0 and bits 2 to 96 &lt;&gt; 0, result = 0. For all cases increment integer part by 1 if I it exists and the most significant bit of QAC = 1.</pre> |  |
| i Exp < '177                          | The result is 0.  |  |

# Table 3-6 QIQR Actions

\* Rounding occurs if the MSB of the QAC fraction is 1. For example, add the MSB of the QAC fraction to itself and carry out to the QAC integer.

\*\* 0.5 implies a QAC fraction with the MSB = 1 and all other bits = 0.

QIQR can cause a floating-point exception. This exception does not alter the contents of QAC. If no exception occurs, the instruction sets CBIT to 0. The values of LINK and the condition codes are indeterminate.

If a floating-point exception occurs and bit 7 of the keys contains a 1, the QIQR instruction sets CBIT to 1. If bit 7 contains a 0, the instruction sets CBIT to 1 and causes a floating-point exception fault. See Chapter 10 of the <u>System Architecture Reference Guide</u> for more information.

If QIQR is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.) RBQ r,address Remove Entry From Bottom of Queue 0 1 1 0 0 0 R\3 1 0 1 1 0 1 1 AP\32

The address pointer in this instruction points to the QCB for a queue. The instruction removes the entry from the bottom of the referenced queue and loads it into the specified r. If the queue was not empty, this instruction sets the condition codes to reflect not equal to. If the queue was empty, resets r to 0 and sets the condition codes to reflect equal to. Leaves the values of CBIT and LINK unchanged.

RCB Reset CBIT to 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0

Resets CBIT to 0. Leaves the values of LINK and the condition codes unchanged.

RMC Reset Machine Check Flag to 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1

Resets the machine check mode (bits 15 to 16 of the modals) to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged. Inhibits interrupts for the next instruction.

Note

This is a restricted instruction.

ROT R, address Rotating Shift 0 1 0 1 0 0 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Interprets bits 17 to 32 of EA as a shift command, as shown in Table 3-7.

| _              |                 |           |        |           |   |                   |
|----------------|-----------------|-----------|--------|-----------|---|-------------------|
|                | Bits            | 1         | Value  | I         | Interpretation  | 1                 |
|                | 17              |           | 0<br>1 | <br>      | Shift left.<br>Shift right.   | -  <br> <br> <br> |
| <br> <br> <br> | 18              | <br> <br> | 0<br>1 | <br> <br> | Word shift (32 bits).<br>Halfword shift (16 bits).  |                   |
|                | 19 to 26        | 1         |        |           | Ignored.  | 1                 |
|                | 27 to <b>32</b> | <br> <br> |        | <br> <br> | Values specify the two's complement of the<br>number of bits to shift. A value of O<br>indicates a shift of 64 places; of -1,<br>1 place; of -63, 63 places; and so on. |                   |

Table 3-7 EA Format for ROT Shift Command

Uses EA to perform a rotating shift on the contents of the specified R. Stores the shifted result in R. CBIT and LINK contain the value of the last bit shifted out. Leaves the values of the condition codes unchanged.

RRST address
 Restore Registers
 0 0 0 0 0 0 0 1 1 1 0 0 1 1 1 1
 AP\32

Calculates an effective address, EA, from the 32-bit address pointer in the instruction. This specifies the starting address of a save area for the general, floating, and XB registers. Restores the contents of these registers from this save area.

The save area format is shown in Table 3-8. Bits 1 to 16 of the save area are a save mask, whose format appears in Figure 3-3. A mask bit value of 1 means that the corresponding register had nonzero contents that have been saved in the save area; a mask bit value of 0 means that the corresponding register's contents were 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

|  | Offset #  | Contents        |
|--|---|-----------------|
|  | 1<br>2 to 5<br>6 to 9<br>10 to 11<br>12 to 13<br>14 to 15<br>15 to 17<br>18 to 19<br>20 to 21<br>22 to 23 |                 |
|  | 24 to 25<br>26 to 27  | IGRO I<br>IXB I |

Table 3-8 RRST and RSAV Save Area Format

| 1     | 4 | 5   | 67  | 89   | 10   | ) 11 | L 12 | 2 13 | 3 14 | 15  | 5 16 | 3 |
|-------|---|-----|-----|------|------|------|------|------|------|-----|------|---|
| 10000 | ) | FRI | FRO | IGR7 | IGR6 | GR5  | IGR4 | IGR3 | GR2  | GR1 | GRO  | 1 |

# Save Mask Format, RRST and RSAV Instructions Figure 3-3

RSAV address
 Save Registers
 0 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1
 AP\32

Calculates an effective address, EA, from the 32-bit address pointer in the instruction. This specifies the starting address of a save area for the general, floating, and XB registers. Saves the nonzero contents of these registers in the save area.

The save area format is shown in Table 3-8. Bits 1 to 16 of the save area are a save mask, whose format appears in Figure 3-3. This instruction sets the mask bit of each register as follows: to 1 if the register's contents have a nonzero value; to 0 if a 0 value. Leaves the values of CBIT, LINK, and the condition codes unchanged.

RTQ r, address Remove Entry From Top of Queue 0 1 1 0 0 0 R\3 1 0 1 1 0 1 0 AP\32

The address pointer in this instruction is to the QCB for a queue. The instruction removes the entry from the top of the referenced queue, and loads it into the specified r. If the queue was not empty, the instruction sets the condition codes to reflect not equal to 0. If the queue was empty, resets r to 0 and sets the condition codes to reflect equal to. Leaves the values of CBIT and LINK unchanged.

RTS Reset Time Slice 0000000101001001

Valid for the 550-II, 750, 850, I450, and new processors.

GR2H (bits 1 to 16) contain a negative value that represents the number of milliseconds in the new time slice. The time slice is determined by counting ITH up every 1.024 milliseconds until zero when the time slice ends. Therefore, ITH is the two's complement of the number of milliseconds remaining in the time slice. The elapsed timer contains the total number of 1.024 millisecond units that have elapsed since process creation plus the full count of the current time slice. Combining ITH and ET by addition gives the total elapsed time.

RTS adds the current value of the interval timer (locations 16 to 17 of the PCB) to the contents of the elapsed timer (locations 10 to 11 of the PCB), then subtracts the contents of GR2H from the sum of the timers. Stores the result in the elapsed timer. Loads the contents of GR2H into the interval timer. Leaves the contents of GR2H unchanged. The values of CBIT, LINK, and the condition codes are unchanged. The addition performed by this instruction is equivalent to the following series of instructions:

| LH            | O,ITH | /* | Load GRO with contents of ITH.                 |
|---------------|-------|----|--|
| SH            | 0,2   | /* | Subtract reset value in GR2H from GRO contents |
| PIDH          | 0     | /* | Sign extend the contents of GROH into bits     |
|               |       | /* | 17 to 32 of GRO.                               |
| SRC           |       | /* | Skip next 16-bit halfword if CBIT is 0.        |
| CMH           | 0     | /* | Complement GRO.                                |
| А             | O,ET  | /* | Add ITH and ET.                                |
| $\mathbf{ST}$ | O,ET  | /* | Store result in ET.                            |
| STH           | 2,ITH | /* | Store GR2 contents in ITH.                     |

# Note

RTS is a restricted instruction.

S R.address Subtract Fullword 0 1 0 0 1 0 DR/3 TM/2 SR/3 BR/2[ DISPLACEMENT $\setminus 16$  ]

Calculates an effective address, EA. Subtracts the 32-bit value contained in the location specified by EA from the value contained in the specified R. Stores the result in the specified R. If overflow occurs, an integer exception results. If no integer exception occurs, CBIT is reset to 0. LINK contains the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

#### Note

instruction also has a register-to-register and an This immediate form. See Appendix B for more information.

SCB Set CBIT to 1 11000011000000

The value of LINK is indeterminate. Sets the value of CBIT to 1. Leaves the values of the condition codes unchanged.

SOC r, address Store C Character 1 0 1 1 0 1 DR 3 TM 2 SR 3 BR 2DISPLACEMENT\16

Uses the C language pointer to store a single character from bits 9 to 16 of the specified r into a location in memory. (Bits 1 to 8 of r are not modified and do not affect this operation.) When bit 4 of the C pointer contains 0, the character is stored into bits 1 to 8 of the address; if bit 4 of the pointer contains 1, the character is stored into bits 9 to 16 of the address. Leaves the values of the CBIT, LINK, and condition codes unchanged.

# Note

The SOC instruction is valid only for general register relative and indirect forms of address formation. Other forms of address formation (including indexing) do not reliably generate the C language pointer.

In particular, do not use the immediate or register-to-register form with the SOC instruction because it would be interpreted as an ACP instruction. (SOC and ACP share the same opcode, but ACP uses the immediate and register-to-register form.) However, direct addressing will obtain the first byte (of two) pointed to by the effective address. This assumes that the base register used was loaded with a conventional 32-bit IP with the E bit reset.

If SOC is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

SH r, address
 Subtract Halfword
 0 1 1 0 1 0 DR\3 TM\2 SR\3 BR\2
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Subtracts the 16-bit value contained in the location specified by EA from the value contained in the specified r and stores the result in r. An overflow causes an integer exception. If no integer exception occurs, CBIT is reset to O. LINK contains the borrow bit. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

The SH instruction also has a register-to-register and an immediate form. See Appendix B for more information.

 SHA R, address Arithmetic Shift
 0 0 1 1 0 1 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Interprets bits 17 to 32 of EA as a shift command, as shown in Table 3-9.

|           | Bits     |           | Value  | 1 | Interpretation   |
|-----------|----------|-----------|--------|---|--|
| <br> <br> | 17       |           | 0<br>1 |   | Shift left.<br>Shift right.  |
| <br> <br> | 18       |           | 0<br>1 | 1 | Word shift (32 bits).<br>Halfword shift (16 bits).   |
| <br> <br> | 19 to 26 | <br> <br> |        | 1 | Ignored.   |
|           | 27 to 32 |           |        |   | Values specify the two's complement of  <br>the number of bits to shift. A value  <br>of 0 indicates a shift of 64 places;  <br>of -1, 1 place; of -63, 63 places;  <br>and so on. |

Table 3-9 EA Format for SHA Shift Command

Uses EA to perform an arithmetic shift on the contents of the specified R, and stores the result of the shift in R.

For a right shift, CBIT and LINK contain the value of the last bit shifted out. The values of all other shifted-out bits are lost.

For a left shift, an overflow causes an integer exception. If there is no integer exception, CBIT is reset to 0. The value of LINK is indeterminate.

All shifts leave the values of the condition codes unchanged.

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

SHL R, address
 Logical Shift
 0 0 0 1 0 1 DR\3 TM\2 SR\3 BR\2
 DISPLACEMENT\16

Calculates an effective address, EA. Interprets bits 17 to 32 of EA as a shift command, as shown in Table 3-10.

| - |          |            |        |           |  |              |
|---|----------|------------|--------|-----------|--|--------------|
| 1 | Bits     |            | Value  | I         | Interpretation   | ļ            |
|   | 17       | !<br> <br> | 0<br>1 | <br> <br> | Shift left.<br>Shift right.  | -  <br> <br> |
|   | 18       | <br>       | 0<br>1 | <br>      | Word shift (32 bits).<br>Halfword shift (16 bits).   |              |
|   | 19 to 26 | <br>       |        |           | Ignored.   | I            |
|   | 27 to 32 |            |        |           | Values specify the two's complement of<br>the number of bits to shift. A value<br>of 0 indicates a shift of 64 places;<br>of -1, 1 place; of -63, 63 places;<br>and so on. |              |

Table 3-10 EA Format for SHL Shift Command

Uses EA to perform a logical shift on the contents of the specified R. Stores the shifted result in R. CBIT and LINK contain the value of the last bit shifted out. The values of all other shifted-out bits are lost. Leaves the values of the condition codes unchanged.

SHL1 r Shift r Left 1 0 1 1 0 0 0 R\3 0 1 1 1 1 1 0

Shifts the contents of the specified r to the left one bit and stores the result in r. CBIT and LINK contain the value of the bit shifted out. Leaves the values of the condition codes unchanged.

SHL2 r Shift r Left 2 0 1 1 0 0 0 R\3 0 1 1 1 1 1 1

Shifts the contents of the specified r to the left two bits and stores the result in r. CBIT and LINK contain the value of the last bit shifted out. The value of the first bit shifted out is lost. Leaves the values of the condition codes unchanged. SHR1 r Shift r Right 1 0 1 1 0 0 0 R\3 1 0 1 0 0 0 0

Shifts the contents of the specified r to the right one bit and stores the result in r. CBIT and LINK contain the value of the bit shifted out. Leaves the values of the condition codes unchanged.

SHR2 r Shift r Right 2 0 1 1 0 0 0 R\3 1 0 1 0 0 0 1

Shifts the contents of the specified r to the right two bits and stores the result in r. CBIT and LINK contain the value of the last bit shifted out. The value of the first bit shifted out is lost. Leaves the values of the condition codes unchanged.

SL1 R Shift Register Left 1 0 1 1 0 0 0 R\3 0 1 1 1 0 1 0

Shifts the contents of the specified R to the left one bit and stores the result in R. CBIT and LINK contain the value of the bit shifted out. Leaves the values of the condition codes unchanged.

SL2 R Shift Register Left 2 0 1 1 0 0 0 R\3 0 1 1 1 0 1 1

Shifts the contents of the specified R to the left two bits and stores the result in R. CBIT and LINK contain the value of the last bit shifted out; the value of the first bit shifted out is lost. Leaves the values of the condition codes unchanged.

SR1 R Shift Register Right 1 0 1 1 0 0 0 R\3 0 1 1 1 1 0 0

Shifts the contents of the specified R to the right one bit and stores the result in R. CBIT and LINK contain the value of the bit shifted out. Leaves the values of the condition codes unchanged. SR2 R Shift Register Right 2 0 1 1 0 0 0 R\3 0 1 1 1 1 0 1

Shifts the contents of the specified R to the right two bits and stores the result in R. CBIT and LINK contain the value of the last bit shifted out; the value of the first bit shifted out is lost. Leaves the values of the condition codes unchanged.

SSM R Set Sign Minus 0 1 1 0 0 0 R\3 0 1 0 0 0 1 0

Sets bit 1 of the specified R to 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSP R Set Sign Plus 0 1 1 0 0 0 R\3 0 1 0 0 0 1 1

Resets bit 1 of the specified R to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

SSSN Store System Serial Number 010000011001000

This instruction is applicable only for the 2350 to the 9955 II. A 14-character system identifier programmed into these processors during manufacturing consists of a 2-character plant location code followed by a 12-digit number. (These characters and numbers are in 7-bit ASCII format.) SSSN writes this system identifier into a 16-halfword block at the address specified by the XB register. (A halfword is 16 bits.) The first 8 halfwords of this block hold the system serial number string as provided by manufacturing; the remaining halfwords are reserved for future expansion and are 0.

Leaves the values of CBIT, LINK, and the condition codes indeterminate.

# Note

If SSSN is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the System Architecture Reference Guide.)

ST R, address Store Fullword 0 1 0 0 0 1 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of the specified R into the location specified by EA. Leaves the values of the CBIT, LINK, and condition codes unchanged.

STAR R, address
 Store Addressed Register
 1 0 1 1 0 0 DR\3 TM\2 SR\3 BR\2
 DISPLACEMENT\16

Calculates a 32-bit (word) effective address, EA. Stores the contents of the specified R into the register location specified by the offset portion of EA. Bit 2 and bit 12 of the offset portion of EA determine the actions of this instruction, as shown in Table 3-11.

|                | Bit 2 | 1         | Bit | 12 | 1         | Action   |
|----------------|-------|-----------|-----|----|-----------|--|
| <br> <br> <br> | 1*    | <br> <br> |     |    | <br> <br> | Ignore bits 1 and 3 to 9. The offset portion of EA specifies an absolute register number from 0 to '377.             |
|                | 0*    |           | 1   |    |           | Bits 13 to 16 of the offset portion of EA<br>specify one of the registers '20 to '37 in<br>the current register set. |
|                | 0     | <br> <br> | 0   |    |           | Bits 13 to 16 of the offset portion of EA<br>specify one of the registers 0 to '17 in<br>the current register set.   |

Table 3-11 STAR Actions

\*This is a restricted instruction.

Leaves the values of CBIT and LINK unchanged. The values of the condition codes are indeterminate. See Chapter 9 of the <u>System</u> Architecture Reference Guide for more information about register sets.

Do not use the STAR instruction to write into the procedure base, keys, or modals. You can use LPSW to change any of these three registers. In addition, you can use a control transfer to change the procedure base, or a mode control operation to change the keys or modals. Under no circumstances should you try to change the value of the current register set bits contained in the modals.

If the current ring is not 0 and EA is outside the range of 0 to '17 inclusive, any access causes an RXM violation.

SIC flr,r Store Character 0 1 1 0 0 0 R\3 1 1 1 FIR 1 1 0

If the contents of the specified FIR are nonzero, the instruction stores the contents of bits 9 to 16 of the specified r into the character byte address contained in the associated FAR. Updates the contents of the appropriate FAR so that they point to the next character. Decrements the contents of the specified FIR by 1. Sets the condition codes to NE.

If the contents of the specified FLR are 0, the instruction sets the condition codes to EQ and does not store a character.

The instruction leaves the values of LINK and CBIT unchanged.

Note

When the instruction specifies FLRO, FARO is used. When the instruction specifies FLR1, FAR1 is used.

STCD R, address
 Store Conditional Fullword
 0 1 1 0 0 0 R\3 1 0 1 1 1 1
 AP\32

Compares the contents of R+1 and the contents of the 32-bit location referenced by the specified address pointer. If the two values are equal, the instruction stores the contents of R in that referenced location. If the two values are not equal, execution continues with the next instruction. STCD is an interlocked operation, guaranteed to work in a multiprocessor.

Leaves the values of CBIT and LINK unchanged. The condition codes indicate reflect the result of the comparison. (See Appendix A.)

R must be an even numbered register.

STCH r, address Store Conditional Halfword 0 1 1 0 0 0 R\3 1 0 1 1 1 1 0 AP\32

Compares the contents of bits 17 to 32 of the specified R with the contents of the location referenced by the specified address pointer. If the two values are equal, the instruction stores the contents of r into that referenced location. If the two values are not equal, execution continues with the next instruction. Leaves the values of CBIT and LINK unchanged. Sets the condition codes to EQ if the store occurs and to NE if not.

The comparison and store will not be separated by execution of other instructions. Therefore, no instruction can alter the contents of the specified memory location between the compare and the store.

# Note

This instruction is useful when two cooperating, sequential processes are manipulating shared data. It is interlocked against direct memory I/O. This means you can use it to interlock a process with a DMA, DMC, or DMQ channel, as well as to interlock a memory location that is possibly accessed by I/O.

STEX R Stack Extend 0 1 1 0 0 0 R\3 0 0 1 0 1 1 1

Extends the length of the procedure stack. The designated R contains a 32-bit number that specifies the halfword size of the extension. (A halfword is 16 bits.)

The firmware rounds up the number contained in the specified R to an even number of halfwords. The instruction uses this value to allocate a block of memory to the procedure stack. The extension and the initial stack segment do not have to be contiguous, since there may not have been enough room left in the initial stack to contain a complete frame.

Returns a segment number/offset number in the specified R that specifies the starting address of the extension. The extension is automatically deallocated when the current procedure completes execution. There is no limit on the number of extensions you can make.
A stack fault occurs if there is no room for the extension. The values of CBIT, LINK, and the condition codes are indeterminate. See Chapters 8 and 10 of the <u>System Architecture Reference Guide</u> for more information about this instruction, stacks, and stack faults.

STFA far, address
 Store FAR
 0 0 0 0 0 0 1 0 1 1 0 1 FAR 0 0 0
 AP\32

Stores the specified FAR contents as a hardware recognizable indirect pointer at the memory location referenced by the specified address pointer. If the bit number field of the specified FAR contains 0, the instruction stores the first 32 bits (two halfwords) of the pointer and clears the pointer's extend bit to 0. If the bit number field of the specified FAR does not contain 0, the instruction saves all 48 bits (three halfwords) of the pointer and sets the pointer's extend bit to 1. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

STH r, address Store Halfword 0 1 1 0 0 1 DR\3 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Stores the contents of the specified r into the 16-bit location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

STPM Store Processor Model Number 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0

Stores the CPU model number and microcode revision number in an 8-halfword field. (A halfword is 16 bits.) XB contains a pointer to the field in memory. Table 3-12 shows the format of the field.

| Halfword                  | Name I   | Description  |  |
|---------------------------|--|--|--|
| 1 to 2                    | Processor  <br>Model  <br>Number  <br> <br> <br> | Contains a code specifying the machine:         OL - 400/500, no       15L - 9950         Rev B microcode       16L - 9650         1L - 400, Rev. B       17L - 2550         microcode       18L - 9955         2L - Reserved       19L - 9750         3L - 350       21L - 2350         4L - 450/550       22L - 2655         5L - 750       23L - 9655 |  |
|                           |  | 6L - 650 $25L - 2450$ $7L - 250$ $30L - 9955$ $8L - 850$ $31L - 2755$ $9L - 250-II$ $34L - 6350$ $10L - 550-II$ $42L - 9755$ $11L - 2250$  |  |
| 3 to 4<br> <br> <br> <br> | Microcode<br>Revision                            | Offset 3:<br>Bits 1 to 8 Reserved<br>Bits 9 to 16 Manufacturing microcode<br>revision number<br>Offset 4:<br>Bits 1 to 16 Engineering microcode<br>revision number   |  |
| <br>  5<br> <br>          | Processor<br>Line                                | Specifies options enabled for this machine:<br>Bits 1 to 15 Reserved; must be 0<br>Bit 16 Marketing segment<br>specification bit   |  |
| <br>  6<br>               | <br>  Extended<br>  Microcode<br>  ID            | I To be implemented.   |  |
| 1 7 to 8                  |  | Reserved for future use.   |  |

Table 3-12 STPM Memory Field Format

The STPM instruction leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

STPM is a restricted instruction.

STIM Store Process Timer 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0

Valid for the 550-II, 850, I450, and 2350 to 9955 II.

The current process time is represented by the sum of the 32-bit elapsed time (stored in the PCB) and the 32-bit interval timer (contained in the CPU hardware). Bit 17 of the elapsed time is equivalent in weight to bit 1 of the interval time. This operation is equivalent to the following sequence of instructions. (Register 0 is not actually modified by the STIM instruction.)

| LDAR | O, PB% + '25 | /* | Get PCB address.                        |
|------|--------------|----|---|
| Α    | 0, = '10L    | /* | Offset of elapsed time.                 |
| ST   | O, TEMP1     | /* | Elapsed time address -> Temp.           |
| LDAR | 0, PB% + '30 | /* | Read timer.                             |
| IRH  | 0            | /* | Store low order                         |
| STH  | 0, XB% + 2   | /* | 16 bits.                                |
| IRH  | 0            | /* | Adjust                                  |
| PIDH | 0            | /* | weighting.                              |
| А    | 0, TEMP1, *  | /* | Add elapsed time.                       |
| ST   | 0, XB% + 0   |    | + · · · · · · · · · · · · · · · · · · · |

Leaves the values of the CBIT, LINK, and condition codes indeterminate. This instruction is not implemented on the 2250.

SVC

Supervisor Call 0 0 0 0 0 0 0 1 0 1 0 0 0 1 0 1

Supervisor call. Generates a directed fault. Leaves the values of CBIT, LINK, and the condition codes unchanged.

This instruction allows you to make an operating system request that is addressing mode independent. By software convention, this instruction sends an operation code and pointers to the operating system to generate a fault. For more information, refer to Chapter 10 of the System Architecture Reference Guide. TC R Two's Complement Register 0 1 1 0 0 0 R\3 0 1 0 0 1 1 0

Forms the two's complement of the contents of the specified R and stores the result in R. An overflow causes an integer exception. If there is no integer exception, CBIT is reset to O. The value of LINK is indeterminate. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

TCH r Two's Complement r 0 1 1 0 0 0 R\3 0 1 0 0 1 1 1

Forms the two's complement of the contents of the specified r and stores the result in r. An overflow causes an integer exception. If there is no integer exception, CBIT is reset to 0. The value of LINK is indeterminate. The condition codes reflect the result of the operation. (See Appendix A.)

If an integer exception occurs and bit 8 of the keys contains 0, the instruction sets CBIT to 1. If bit 8 contains a 1, the instruction sets CBIT to 1 and causes an integer exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

TCNP address Test C Null Pointer 1 1 1 1 1 0 1 1 0 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Tests bits 4 to 32 of the C language pointer in the location specified by EA for zero. When these bits are zero, this instruction sets the condition codes equal to zero; otherwise the condition codes are set not equal to zero. The values of the CBIT and LINK are unchanged.

### Note

The TCNP instruction also has a register addressing form. The syntax and format for this form of TCNP is:

TCNP R 0 1 1 0 0 0 R\3 1 1 1 1 0 0 0 (The expected form for TCNP register addressing would be

1 1 1 1 1 0 1 1 0 0 SR\300

but this is, in fact, unimplemented.)

If TCNP is used for any earlier system listed in "About This Book", an unimplemented instruction (UII) fault occurs. (See Chapter 10 of the <u>System Architecture Reference Guide.</u>)

TFIR flr,R Transfer FIR to Register 0 1 1 0 0 0 R\3 1 1 1 FIR 0 1 1

Transfers the contents of the specified FLR into the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

TM address Test Memory Fullword 1 0 0 1 1 0 1 0 0 TM\2 SR\3 BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Sets the condition codes according to the numerical value of the 32-bit contents of the location specified by EA. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

TMH address
 Test Memory Halfword
 1 0 1 1 1 0 1 0 0 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA. Sets the condition codes according to the numerical value of the contents of bits 1 to 16 of the location specified by EA. (See Appendix A.) Leaves the values of LINK and CBIT unchanged.

TRFL flr,R Transfer Register to FLR 0 1 1 0 0 0 R\3 1 1 1 FLR 1 0 1

Transfers the contents of R into the specified FLR. Clears bits 1 to 11 of R to 0 so that bits 1 to 6 of the specified FLR will be 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

## Note

The TRFL instruction allows you to load the specified FLR with a value computed at execution time. The maximum allowable integer you can load is 2\*\*20. This number is 21 bits wide and equals the number of bits in a 64K segment.

TSTQ r, address
 Test Queue
 0 1 1 0 0 0 R\3 1 0 0 0 1 0 0
 AP\32

The address pointer in this instruction points to the QCB of a queue. This instruction tests the referenced queue and sets r to equal the number of items in the queue. Sets the condition codes to EQ when the queue is empty. If the queue is not empty, the instruction sets the condition codes to NE. Leaves the values of CBIT and LINK unchanged. WAIT address
 Wait
 0 0 0 0 0 0 0 0 1 1 0 0 1 1 0 1
 AP\32

The address pointer in this instruction points to a 16-bit semaphore counter, C. The instruction increments C. If C is greater than O, either the resource is not available, or the event has not occurred. Removes the PCB from the ready list, suspending the process, and adds it to the wait list associated with the semaphore. It then makes the register set available, turns off the process timer, and goes to the dispatcher to find another process to run. The dispatcher enables interrupts.

If C is less than or equal to 0, the currently executing process continues.

If the instruction places the PCB on the wait list, no general registers are saved. This means that a process cannot depend on these registers to be intact after this instruction occurs. This instruction potentially clears the general, floating, and XB registers.

Leaves CBIT, LINK, and the condition codes unchanged.

For more information about semaphores, the dispatcher, PCBs, and wait lists, refer to Chapter 9 of the System Architecture Reference Guide.

Note

This is a restricted instruction.

X R, address Exclusive OR Fullword 1 0 0 0 1 1 DR\3 TM\2 SR\3 ER\2 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Performs an exclusive OR of the contents of the specified R with the 32-bit value contained in the location specified by EA. Stores the result in the specified R. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

> XAD

Decimal Add 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0

Performs a decimal arithmetic operation under control of FARO, FAR1, and GR2.

FARO contains the address of field 1. FAR1 contains the address of field 2. GR2 contains the control word; fields B and C of the control word specify the decimal operation to be performed, as shown in Table 3-13.

|      | В | 1 | CB | 1 | Operation | I | Destination | 1          |
|------|---|---|----|---|-----------|---|-------------|------------|
|      | 0 |   | 0  |   | +F1+F2    | 1 | F2          | 1          |
| 1    | 0 | 1 | 1  | 1 | +F1-F2    | 1 | F2          | ,<br> <br> |
|      | 1 |   | 0  |   | -F1+F2    | 1 | F2          | 1          |
| <br> | 1 |   | 1  |   | -F1-F2    | 1 | F2          | 1          |

|     | Table   | 3–13       |
|-----|---------|------------|
| XAD | Decimal | Operations |

The scale differential field in the control word specifies the difference in the decimal point alignment between F1 and F2, as follows:

SD Relation of F1 and F2

SD>0 F1 > F2

SD=0 F1 = F2

SD<0 F1 < F2

If the T bit is set to 1, the results are forced positive. If the add operation results in an overflow, a decimal exception occurs. If no overflow occurs, the XAD instruction resets CBIT to 0 to indicate success.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

The registers used are GRO, GR1, GR3, GR4, GR6, FARO, FAR1, FLRO, and FLR1. At the end of the instruction, the contents of these registers are indeterminate. The value of LINK is also indeterminate. The condition codes reflect the state of F2 after the decimal operation. (See Appendix A.)

XETD Binary to Decimal Conversion 0 0 0 0 0 0 1 0 0 1 1 0 0 1 0 1

Converts a binary number to a decimal number. FARO contains the decimal field address. GR2 contains the control word. This instruction uses fields A, E, and H of the control word. H specifies the length of the binary number and its location, as follows:

- H Length Location
- 0 16 bits GR3 register, high side
- 1 32 bits GR3 register
- 2 64 bits DAC1 register

Converts the specified binary integer to a decimal integer and stores the result in the location specified by FARO. Leaves the values of LINK indeterminate. Overflow results in a decimal exception. If no overflow occurs, resets CBIT to 0. The values of the condition codes are indeterminate.

The registers used are GRO, GR1, GR3, GR4, GR6, FARO, and FIRO. At the instruction's end, the contents of the registers are indeterminate.

When the source register contains all zeros, the destination register will contain all zeros.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

### Note

The XBTD instruction does not use or modify FAR1, FLR1, or FAC1.

XCM Decimal Compare 000001001000010

Compares two decimal numbers and sets the condition codes depending on the result of the compare. Uses the G field of the control field to adjust the two numbers before the compare, as follows:

| G | Field | Decision |
|---|-------|----------|
| - |       |          |

- <0 Assume Fl is zero-extended with low zeros.</p>

FARO contains the address of field 1 (F1). FAR1 contains the address of field 2 (F2). GR2 contains the control word. This instruction uses fields A, B, C, E, F, G, and H of the control word.

The registers used are GRO, GR1, GR3, GR4, GR6, FIRO, and FIR1. At the end of this instruction, the contents of these registers are indeterminate. When there is no decimal exception, CBIT is reset to 0. (This instruction cannot cause a decimal exception.) Leaves the value of LINK indeterminate. The condition codes reflect the result of the comparison, as follows.

- OC Test Result
- GT F2 > F1
- EQ F2 = F1
- LT F2 < F1

XDTB Decimal to Binary Conversion 0000001001100110

Converts a decimal string to a binary string. FARO contains the address of the decimal string. GR2 contains the control word.

This instruction uses the A, E, and H fields. Field H specifies the length of the binary string and its location, as shown below.

- H Length Destination Register
- 00 16 bits GR2H
- 01 32 bits GR2
- 10 64 bits GR2/GR3

Converts the decimal string to a binary string of the specified type and stores it in the specified register. A conversion error causes a decimal exception. If no decimal exception occurs, the instruction sets CBIT to 0. The values of LINK and the condition codes are indeterminate.

The registers used are GRO, GR1, GR3, GR4, GR6, FARO, and FLRO. At the end of the instruction, the contents of these registers are indeterminate.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

Note

This instruction does not use or modify FAR1, FIR1, or FAC1.

XDV Decimal Divide 0000001001000111

Divides a decimal number, D2, by another, D1, and stores the quotient and remainder in the location of D2.

FARO contains the address of Dl. FAR1 contains the address of D2. L contains the control word. This instruction uses fields A, B, C, E, F, and H.

Both decimal numbers must be in trailing sign embedded format. In addition, D2 must contain a number of leading zeros equal to the length of D1.

The XDV instruction divides the two numbers. After the divide, the location of D2 contains the quotient of length (D2 length - D1 length) followed by the remainder of length (D1 length). Since D2 had leading zeros, no overflow can occur.

If the T bit contains a 1, the results will be forced positive. For more information about decimal arithmetic, refer to Chapter 6 of the System Architecture Reference Guide.

The registers used are GRO, GR1, GR3, GR4, GR6, FARO, FAR1, FLRO, and FIR1. At the end of the instructions, the contents of these registers are indeterminate.

At the end of the instruction, the condition codes, LINK, FARO, and FAR1 contain undefined results. If no overflow occurs, CBIT is reset to 0.

If D1 is 0, overflow occurs and causes a decimal exception. Decimal exceptions also occur if D1 or D2 has the incorrect data type or if the length of D2 is less than that of D1. If no decimal exception occurs, the instruction resets CBIT to 0.

If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

XED Numeric Edit 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0

Edits the contents of a string under control of a subprogram. The registers used are GR2, XB, FARO, FAR1, and FLRO. At the end of the instruction, the contents of these registers and the CBIT, LINK, and condition codes are indeterminate.

FARO contains the address of the source string. The source string must be leading separate sign type and must have at least the same number of decimal digits and the decimal point alignment as called for in the edit subprogram.

FAR1 contains the address of the destination string. Bits 1 to 8 of GR2 contain the floating character; bits 9 to 16, the status register. Bits 17 to 24 of GR2 contain the number of remaining bytes to be processed (used if a fault or interrupt occurs). Bits 25 to 32 of GR2 contain the suppression character whose initial value is determined by bit 12 of the keys ('240 if bit 12 contains 0; '40 if bit 12 contains 1). XB contains the address of the edit subprogram. The instruction uses an edit subprogram to alter a source string and store the edit result in a destination location(s). To set up, perform a decimal move to correct the type, alignment, and length of the number to be edited. Next, use a LCEQ instruction to set up the initial contents of the register.

Each 16-bit halfword in the edit subprogram has the format shown in Figure 3-4, where:

- L is 1 if this 16-bit halfword is the last halfword in the subprogram, 0 if it is not the last halfword;
- E is a suboperator;
- M is a suboperator modifier.

.

|   | 1 | 2  | 3 | 4 |   | 89 |   | 16 |
|---|---|----|---|---|---|----|---|----|
| 1 | L | 10 | 0 | 1 | E |    | M |    |



The XED instruction uses several variables internally to control the edit subprogram. These are shown in Table 3-14. There are 17 edit suboperators, shown in Table 3-15.

### Table 3-14 XED Internal Variables

|        | Var         |   | Definition  | <br>-     |
|--------|-------------|---|---|-----------|
|        | SC          |   | Zero suppression character; contained in B. Initial<br>value is the space character ('240 or '40 if bit 12<br>of the keys contains 0 or 1, respectively). | <br> <br> |
| i<br>i | FC          | 1 | Floating edit character; contained in GR2. Initial value is not defined.  | <br>      |
| 1      | SIGN<br>SIG |   | Sign of the source field. The first character fetch<br>sets up the value of this variable.<br>End zero suppression flag.                                  | <br> <br> |
|        |             |   |   |           |

Table 3-15 XED Suboperators

| Subor | b l    | Mnem     | Name and Description                                  |
|-------|--------|----------|---|
| 1 00  | 1      | ZS       | Zero Suppress. Fetches M digits from the source       |
| 1     | I      |          | I field consecutively, each time checking SIG. If I   |
| ł     | I      |          | I SIG is 1, copies the digit into the destination     |
| I.    | I      |          | string. If SIG is 0 and the digit is not 0,           |
| 1     | ļ      |          | inserts the floating character (if defined)           |
| I     | ļ      |          | and copies the digit into the destination field.      |
| 1     | ļ      |          | If SIG is 0, the digit is not 0, and the              |
| l.    | I      |          | floating character is not defined, sets the SIG       |
| I.    | 1      |          | flag and copies the digit into the destination.       |
| 1     | I      |          | If SIG and the digit are both 0, substitutes          |
| 1     | I      |          | SC for the 0 digit in the destination field.          |
| 01    |        | IL       | Insert Literal. Copies M into the                     |
| 1     | I      |          | destination string. Increments AB and FARI by 1.1     |
| 1 02  | 1      | SS       | Set Suppress Character. Sets SC to M and              |
|       |        | TOO      | I Increments AD Dy I.                                 |
| 1 03  | 1      | TCP      | destination string If SIG is 0 conjes SC into 1       |
| 1     | 1      |          | the destination string. If bid is 0, copies be inter- |
| 1     | 1      |          | bile destination string. more and in the data in the  |
| , 04  | 1      | TD       | Treast Digits If STG is 0 and FC is defined.          |
|       | י<br>ו | <u>u</u> | conjes FC and M digits into the destination field     |
| 1     | I      |          | then sets SIG to 1. Increments XB by 1, FARO by       |
|       | i      |          | M. and FAR1 by M+1. If SIG is 0 and FC is not         |
|       |        |          | defined, sets SIG to 1 and copies M digits from       |
| 1     | I      |          | the source to the destination. Increments XB by       |
| 1     | 1      |          | 1 and both FARO and FAR1 by M. If SIG is 1,           |
| 1     | I      |          | copies M digits from the source to the                |
| 1     |        |          | destination and increments XB by 1 and both FARO      |
| I     | I      |          | and FAR1 by M.  |
|       |        |          |   |

# Table 3-15 (continued) XED Suboperators

|            | Subop                        | Mnem                          | Name and Description  |  |  |
|------------|------------------------------|-------------------------------|---|--|--|
| י<br> <br> | 05                           | ICM                           | Insert Character if Minus. If SIGN = 0, copies  |  |  |
|            |                              | <br>                          | copies SC into the destination string.<br>Increments both SB and FAR1 by 1.   |  |  |
|            | 06                           | ICP<br> <br> <br>             | Insert Character if Plus. If SIGN = 0, copies M<br>into the destination string. If SIGN = 1,<br>copies SC into the destination string.<br>Increments both SB and FARL by 1  |  |  |
|            | 07                           | SFC                           | Set Floating Character. Sets FC to M and<br>increments XB by 1.   |  |  |
| 1          | 10                           | SFP                           | Set Floating if Plus. If SIGN = 0, sets FC to M.  |  |  |
| <br>       | 11                           | SFM                           | Set Floating if Minus. If SIGN = 1, sets FC to M.<br>If SIGN = 0, sets FC to SC. Increments XB by 1   |  |  |
|            | 12                           | SFS                           | Set Floating to SIGN. If SIGN = 0, sets FC to<br>'253. If SIGN = 1, sets FC to '255. Increments   |  |  |
|            | 13                           | JZ                            | Jump if Zero. If the condition flag in A = 0,<br>increments XB by 1. If the condition flag in A   |  |  |
|            | 14                           | FS                            | Fill with Suppression Characters. Copies SC<br>M times into the destination string. Increments  |  |  |
|            | 15                           | SF                            | Set Significance. If SIG = 0 and FC <> 0, inserts  <br>FC into the destination string, sets SIG to 1,  <br>and increments XB and FAR1 by 1. If SIG = 0 and  <br>FC = 0, sets SIG to 1 and increments XB and FAR1  <br>by 1 If SIG = 1 increments VB by 1  |  |  |
|            | 16 i<br>i                    | IS                            | Insert Sign. If SIGN = 0, copies '253 into the<br>destination string. If SIGN = 1, copies '255  <br>into the destination string Increments XB by 1  |  |  |
|            | 17  <br> <br> <br> <br>      | SD  <br> <br> <br>            | Suppress Digits. Fetches M digits from the source  <br>string and checks if they are '260. If the source  <br>digit = '260, inserts SC into the destination  <br>string. If the source digit <> '260, copies the  <br>source digit into the destination string.  <br>Increments XB by 1 and both FARO and FAR1 by M.                                |  |  |
|            | 20  <br> <br> <br> <br> <br> | EBS  <br> <br> <br> <br> <br> | Embed Sign. Fetches M digits from the source<br>string. If SIGN = 0, copies each digit into the<br>destination string. If SIGN = 1, embeds a minus<br>sign into each digit before copying it into the<br>destination string. Table 6-15 shows the<br>characters used to represent the sign/digit<br>combinations. A } symbol represents negative 0. |  |  |

XH r, address Exclusive OR Halfword 101011DR\3 TM\2 SR\3 BR\2 [DISPLACEMENT\16]

Calculates an effective address, EA. Performs an exclusive OR of the contents of the specified r with the 16-bit value contained in the location specified by EA. Stores the result in r. Leaves the values of CBIT, LINK, and the condition codes unchanged.

### Note

This instruction also has a register-to-register and an immediate form. See Appendix B for more information.

XMP Decimal Multiply 0000001001000100

Multiplies one decimal number, M, by another, Dl, and stores the result in D2's location in memory. M is right justified in field D2 at the start of the operation.

FARO contains the address of D1. FAR1 contains the address of D2. GR2 contains the control word; this instruction uses fields A, B, C, E, F, G, H, and T. Field G, the scale differential, must contain the number of decimal digits in M.

The number of decimal digits in D2 is greater than or equal to the number of decimal digits in D1 <u>plus</u> the number of decimal digits in M (specified by G). Normally, the digits to the left (more significant side) of M are zeros. If this is not the case, then a partial product field is added in.

The instruction multiplies M by Dl and stores the result in the location specified by FAR1. The result of the multiply is:

D1 x M + partial product field

The partial product field is equal to:

length(D2) - M.

The partial product field is left justified in D2's location. The maximum partial product added in per traverse of the multiplicand is:

source digits + multiplier digits processed

There is also an implied weighting of the partial product field. The weighting is:

10 \*\* multiplier digits

If the T bit contains a 1, the results are forced positive.

The registers used are GRO, GR1, GR3, GR4, GR6, FARO, FAR1, and XB. At the end of this instruction, the contents of these registers are indeterminate. At the end of the XMP instruction, the condition codes reflect the state of the result. (See Appendix A.) Overflow causes a decimal exception. If no overflow occurs, XMP resets CBIT to 0. LINK contains undefined results.

A decimal exception occurs if there are more potential or actual product digits than there is space in D2. If a decimal exception occurs and bit 11 of the keys contains a 0, the instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information.

XMV Decimal Move 000001001000001

Moves a string of characters from one location to another.

FARO contains the address of the source string. FAR1 contains the address of the destination string. GR2 contains the control word. This instruction uses fields A, B, D, E, F, G, H, and T.

The instruction moves the contents of the source field into the destination field from right to left. If the B field in the control word is 1, the instruction changes the sign of the source field during the move. If the D field in the control word is 1 and the scale differential is greater than 0, the instruction rounds the source field during the move. If the scale differential (from the H field) is less than 0, the instruction pads the source field with SD trailing zeros before transferring.

If the T bit is set to 1, the result will be forced positive.

An overflow causes a decimal exception. If no decimal exception occurs, the instruction resets CBIT to 0. At the end of the instruction, LINK, FARO, and FAR1 contain undefined results. The values of the condition codes reflect the state of the destination field after the move. (See Appendix A.) If a decimal exception occurs and bit 11 of the keys contains a 0, the XMV instruction sets CBIT to 1. If bit 11 contains a 1, the instruction sets CBIT to 1 and causes a decimal exception fault. See Chapter 10 of the System Architecture Reference Guide for more information about decimal exceptions.

Note

The source and destination strings may not overlap in memory.

ZCM Compare Character Field 0000001001001111

Compares two fields and sets the condition codes depending on the result of the compare. Uses registers GR3, GR4, FARO, FAR1, FIRO, and FIR1. At the end of this instruction, the contents of these registers are indeterminate.

FARO contains the address of field 1 (F1). FIRO contains an integer specifying the length of F1. FAR1 contains the address of field 2 (F2). FIR1 contains an integer specifying the length of F2.

The instruction compares the contents of Fl and F2 on a byte by byte basis. If the fields are not of equal length, the instruction automatically extends the shorter string with space characters. Sets the condition codes as a result of the comparison, as follows:

| Result of Compare | Set Condition Codes |
|-------------------|---------------------|
| Fl > F2           | GT                  |
| F1 = F2           | EQ                  |
| F1 < F2           | LT                  |

When the instruction completes execution, the values of CBIT and LINK are indeterminate.

#### Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZCM does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

# ZED Character Field Edit 0000001001001001

Controls an edit subprogram.

Uses the registers GR3, GR4, FARO, FAR1, and FLRO. At the end of this instruction the contents of these registers are indeterminate. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

FARO contains the address of the source string. FIRO specifies the length of the source string. FAR1 contains the address of the

destination string. XB contains the address of the edit subprogram.

The ZED instruction uses the edit subprogram to alter the source string, then loads the edited result into the destination string. The subprogram, addressed by the contents of XB, contains a list of commands, each with the format shown in Figure 3-5, where:

L is 1 if this command is the last command in the subprogram, 0 if it is not; E is the edit opcode; M is the edit modifier.





Bits 2 to 6 must be 0.

M, the operator modifier, specifies information E uses when editing the source string. (See Table 3-16.)

E, the edit suboperator, specifies the operation to be performed on the source string. Table 3-16 shows the available values for E.

Table 3-16 ZED Suboperators

| Subop | Value                                | Action  |
|-------|--------------------------------------|---|
| CPC   | 00<br> <br> <br> <br> <br> <br> <br> | Copies characters from the source string into the<br>destination string. If the length of the source<br>string is greater than the contents of the M field,<br>then CPC moves a total of M source characters into<br>the destination string, increments FARO and FAR1 by<br>by M, increments XB by 1, and decrements FIRO by M.<br>If the length of the source string is less than the<br>the contents of the M field, then CPC moves the<br>rest of the source string into the destination<br>string, and then pads the remaining space to be<br>filled with spaces. (See note.) Increments FARO<br>by FIRO and FAR1 by M, increments XB by 1, and<br>and decrements FIRO by FIRO (so FIRO = 0). |
| I INL |                                      | Inserts M into the destination string and increments both XB and FAR1 by 1.   |
|       |                                      | Skips characters in the source string. If the<br>remaining length of the source string is greater<br>than or equal to the contents of the M field, then<br>SKC skips over the next M characters of the source<br>field by incrementing FARO by M and decrementing<br>FLRO by M. If the remaining length of the source<br>string is less than the contents of the M field,<br>SKC skips over FLRO characters in the source string<br>by incrementing FARO by FLRO and decrementing FLRO<br>by FLRO (FLRO = 0). In either case, SKC increments<br>XB by 1.  |
|       |                                      | Inserts M spaces (see note) into the destination<br>string, increments FAR1 by M, and increments XB<br>by 1.  |

### Note

A space is '240 or '40, depending on whether bit 12 of the keys is 0 or 1. This instruction uses GR3, GR4, the FARs, and the FLRs during its operation. Since ZED does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time. ZFIL Fill Field with Character 0 0 0 0 0 0 1 0 0 1 0 0 1 1 1 0

Stores a character into a series of destination bytes. Uses registers GR3, GR4, FARO, FARI, FLRO, and FIRI. At the end of this instruction, the contents of these registers are indeterminate.

Bits 9 to 16 of GR2 contain the character to be stored. FAR1 contains the starting address of the destination field (byte aligned). FIR1 contains an integer specifying the length of the destination field (in bytes).

The instruction stores the character specified in GR2 in each byte of the destination field. If FIR1 contains 0, no operation takes place. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

### Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZFIL does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

ZM address
 Zero Memory Fullword
 1 0 0 1 1 0 0 1 1 TM\2 SR\3 ER\2
 DISPLACEMENT\16

Calculates an effective address, EA. Loads 0 into the 32-bit location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ZMH address Zero Memory Halfword 101110011TM\2SR\3BR\2 DISPLACEMENT\16

Calculates an effective address, EA. Loads 0 into the 16-bit location specified by EA. Leaves the values of CBIT, LINK, and the condition codes unchanged.

ZMV Move Character Field 0 0 0 0 0 1 0 0 1 0 0 1 1 0 0

Moves a character field from one location to another. Uses registers GR3, GR4, FARO, FAR1, FLRO, and FLR1. At the end of this instruction, the contents of these registers are indeterminate.

FARO contains the address of the source string (byte aligned). FLRO specifies the length in bytes, N, of the source string. FAR1 contains the address of the destination string (byte aligned). FLR1 specifies the length in bytes, M, of the destination string.

Compares N and M. If N is less than M, the instruction moves the contents of the source string into the destination string followed by M-N space characters. A space character is '240 or '40 when bit 12 of the keys is 0 or 1, respectively. If the destination string is shorter, the instruction moves the first M characters of the source string into the destination string.

When the instruction completes, the values of FARO, FAR1, FIRO, FIR1, CBIT, LINK, and the condition codes are indeterminate.

Note

This instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZMV does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

This instruction does not work with overlapping strings. See Chapter 6 of the System Architecture Reference Guide for more information.

ZMVD
 Move Characters Between Equal Length Strings
 0 0 0 0 0 0 1 0 0 1 0 0 1 1 0 1

Moves characters from one string to another of equal length. Uses registers GR3, GR4, FARO, FAR1, FLRO, and FLR1. At the end of this instruction, the contents of these registers are indeterminate.

FARO contains the address of the source string. FAR1 contains the address of the destination string. FLR1 contains the number of characters to move, N.

The instruction moves N characters from the source string to the destination string. Characters are moved from lower addresses to higher addresses.

When the ZMVD instruction completes, the values of FARO, FAR1, FLRO, FLR1, CBIT, LINK, and the condition codes are indeterminate.

### Note

The ZMVD instruction uses GR3, GR4, the FARs, and the FIRs during its operation. Since ZMVD does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

This instruction does not work with overlapping strings. See Chapter 6 of the <u>System Architecture Reference Guide</u> for more information.

ZTRN Character String Translate 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0

Translates a string of characters and stores the translations in the specified destination. Uses registers GR3, GR4, FARO, FAR1, FLRO, and FIR1. At the end of this instruction, the contents of these registers are indeterminate.

FARO contains the address of the source string (byte aligned). FARI contains the address of the destination string (byte aligned). FIRI specifies the length of the source and destination strings. XB contains the address of a translation table. Each byte in the 256-byte table contains an alphabetic character.

The instruction uses the address in FARO to reference a character. It interprets this character as an integer, adding it to the contents of XB to form an address into the translation table. The instruction takes the referenced character in the translation table and writes it into the location specified by FAR1. After storing the character, the instruction increments the contents of FARO and FAR1 by 1, decrements the contents of FIR1 by 1, and repeats the operation until FIR1 contains 0.

At the end of the instruction, FARO and FAR1 point to the location that follows the last byte of the source and destination strings, respectively. FIR1 contains 0. Leaves the values of XB, CBIT, LINK, and the condition codes unchanged.

# Note

This instruction uses GR3, GR4, the FARs, and the FLRs during its operation. Since ZTRN does not save the contents of these registers before using them, any data contained in them is overwritten when this instruction executes, unless you save it ahead of time.

# APPENDICES

# A Condition Code Information

Bits 9-10 of the keys contain the condition codes. Many arithmetic, branch, skip, jump, and other instructions set these bits to indicate the result of a test (result is less than 0, for example), to indicate whether a value is positive or negative, and so on. Other instructions use the condition code values as Boolean values. The instruction entries in Chapters 2 and 3 of this manual also describe how an instruction affects the state of these bits.

The LT condition code (bit 9 of the keys) contains the extended sign for arithmetic and comparison operations. The extended sign is the sign of the result as if the operation had been done on a machine of infinite precision; thus, LT shows the correct sign of the result despite any overflow. For logic operations, LT reflects the sign of the result.

The EQ condition code (bit 10 of the keys) shows whether or not a 16or 32-bit result is equal to 0.

Table A-1 shows condition code interpretation for comparison, arithmetic, and logic operations.

| LT, EQ<br>  Value | Comparison   | Arithmetic   | Logic  |
|-------------------|--|--|--|
| 00                | Register > 0<br>Register > EA<br>Reg 1 > Reg 2     | Signed result > 0<br>Unsigned result <> 0  | Result <> 0,  <br>  High-order bit = 0  <br> |
| 01                | Register = 0<br>Register = EA<br>Reg 1 = Reg 2     | Result = 0   | Result = 0,  <br>  High-order bit = 0  <br>  |
| 10<br>1           | Register < 0<br>  Register < EA<br>  Reg 1 < Reg 2 | Result < 0   | Result <> 0,  <br>  High-order bit = 1       |
|                   | Not working<br> <br> <br> <br>                     | Possible if largest<br>negative number is<br>added to itself.<br>(CBIT is set to 1<br>as well, to<br>indicate overflow.) | Not working                                  |

Table A-1 Interpretation of Condition Codes

# B Addressing Information

As noted in Chapter 1, the 50 Series processors support several kinds of addressing: direct addressing, indexed addressing, indirect addressing, indirect indexed addressing, and general register relative addressing. In addition, these processors also have several modes of addressing, each of which forms addresses differently.

### ADDRESSING MODES AND FORMATS

The addressing modes are listed below. Their formats and address formation are supplied in this Appendix.

- 64V Mode, Short Form
- 64V Mode, Long Form and Indirect Form
- 32I Mode
- 32R Mode
- 64R Mode
- 16S Mode
- 32S Mode

Address trap information is also provided at the end of this Appendix.

### 64V Mode Short Form

Figure B-1 and Table B-1 display and explain 64V mode short form instructions.



64V Mode Formats, Short Form Figure B-1

Table B-1 64V Mode Short Form Summary

| I          | X   | S I        | Disp           | Inst Type  | 1     | Example     |   | Form of EA          |
|------------|-----|------------|----------------|--|-------|-------------|---|---------------------|
| 10         | 0   | 0          | 0-17@          | Direct   | I     | LDA ADR     | I | REG                 |
| 1          |     |            | 10-1377        | Direct   | L     |             | T | SB+D I              |
| 1          | 1   |            | '400-'777      | Direct@@   | ł     |             | Ι | I_B+D I             |
| 0          | 11  | 0          | 0-170          | Indexed  | 1     | LDA ADR,X   | 1 | REG, if D+X<'7;@    |
| 1          |     |            |                |  | ł     |             | ١ | SB+D+X, if D+X>'7@  |
| 1          | I   | <br>I I    | 10-1377        | Indexed  | ۱     |             | 1 | SB+D+X              |
|            | 1   | , .<br>I 1 | '400-'777      | Indexed@@  | I     |             | I | LB+D+X              |
| ,<br>, 1   | i n | i n i      | 0-17@          | Indirect   | 1     | LDA ADR.*   | I | I(REG)              |
| 1          | 1   |            | 10-1777        | Indirect   | ł     |             | 1 | I(PB+D)             |
| 1          | 1   | i n i      | 0-17           | Indirect.  | 1     | LDA ADR.X*  | I | I(REG), if D+X<'7;@ |
| 1          | 1   |            | •              | preindexed                                       | 1     | •           | 1 | I(PB+D+X),          |
| 1          | 1   | I          |                | / <b>F</b> = = = = = = = = = = = = = = = = = = = | ł     |             | I | if D+X>'7@          |
| 1          | 1   | 1          | 10-177         | Indirect.  | 1     | LDA ADR.X*  | I | I(PB+D+X)           |
| 1          | 1   | 1          | 10 11          | preindexed                                       | 1     | ,           | 1 |                     |
| 1          | 1   | 1          | 100-1777       | Indirect.  | 1     | LDA ADR. *1 | ł | I(PB+D)+X           |
| 1          | 1   | 1          | 100 111        | postindexec                                      | 11    | ,           | ۱ |                     |
| i n        |     | . 1        | '-340'+377     | Direct   | 1     | LDA ADR     | I | P+D                 |
| 1 0        | 1 1 | 1 1        | · ·340- · +377 | Indexed  | Ì     | IDA ADR.1   | 1 | P+D+X               |
| 1 1        |     | 1 7        | · 210 · 011    | Indirect   | i     | IDA ADR.*   | Ì | I(P+D)              |
| · <u>·</u> | 1 1 | 1 1        | · -340- '+377  | Indirect   |       | IDA ADR.1*  | 1 | I(P+D+X)            |
| 1          | 1 1 | ( <u> </u> |                | Inreindexed                                      | 1     |             | I |                     |
| I          | 1   | ·          |                |  | ,<br> |             |   |                     |

### Notes to Table B-1

- @ This table assumes segmented mode (modals bit 14 = 1). For nonsegmented mode, the displacement range is 0 to '37, rather than 0 to '7. This means that the range '10 to '377 changes to '40 to '377 in nonsegmented mode. The range '400 to '777 remains unchanged.
- @@ In these address forms, the displacement offsets the contents of LB by '400 (bit 8=1). To compensate for this, set the contents of LB to the current value of the link frame minus '400. For example, if the segment number in LB is '4002 and the offset number in the displacement is '177400, the offset of '400 gives the location of the link frame as segment number '4002, offset number 0.

This mode allows one level of indexing, and one of indirection.

REG refers to a location in the register file. See <u>Address</u> Traps at the end of this chapter.

The instructions DFLX, FLX, JSX, LDX, LDY, QFLX, STX, and STY do not do indexing. The effective address is formed as if bit 2 = 0.

### 64V Mode, Long Form and Indirect Form

Figure B-2 and Table B-2 display and explain 64V mode long and indirect form instructions.

1 1 2 3 6 7 11 12 13 14 15 16 17 32 1 \_\_\_\_\_ T | I | X | OP | 11000 | Y | XX | BR | DISP | 1 48 33 I AUGMENT CODE\* I \_\_\_\_\_ Instruction Format 1 2 3 4 5 16 17 32 | F | RING | O | SEGMENT | OFFSET | L 32-bit Indirect Pointer Format 1 2 3 4 5 16 17 32 33 36 37 48 1 | F | RING | 1 | SEGMENT | OFFSET | BIT# | RESERVED | 1 ł 1 \_\_\_\_\_ T 48-bit Indirect Pointer Format\*\* I \_\_\_\_

\* For quad operations only.

\*\* This indirect format is used only by a few instructions; most use the 32-bit form.

> 64V Mode Formats, Long Form and Indirect Form Figure B-2

| 101010    | 00   Direct           | I LDA ADR   | PB/D          |
|-----------|-----------------------|-------------|---------------|
|           | 01 /                  | 1           | I SB+D I      |
|           | 10                    | 1           | I LB+D        |
|           | 11 /                  | 1           | I XB+D I      |
| 0   0   1 | 00   Indexed by Y     | I LDA ADR,Y | PB/D+Y        |
|           | 01                    | I           | I SB+D+Y I    |
|           | 10                    | I           | I LB+D+Y      |
|           | 11 /                  | I           | I XB+D+Y I    |
| 1011101   | 00   Indexed by X     | LDA ADR,X   | I PB/D+X I    |
|           | 01                    | 1           | SB+D+X        |
|           | 10                    | I           | LB+D+X        |
|           | 11                    | 1           | I XB+D+X I    |
| 01111     | 00   Indirect         | LDA ADR,*   | I(PB/D)       |
|           | 01                    | 1           | I(SB+D)       |
|           | 10                    | I           | I I(LB+D) I   |
|           | 11                    | 1           | I(XB+D)       |
| ITIOIOI   | 00   Preindexed by Y  | LDA ADR,Y*  | I(PB/D+Y)     |
|           | 01                    | l           | I I(SB+D+Y) I |
|           | 10                    |             | I(LB+D+Y)     |
|           | 11                    |             | I(XB+D+Y)     |
|           | 00   Postindexed by Y | LDA ADR, *Y | I(PB/D)+Y     |
|           |                       |             | I(SB+D)+Y     |
|           | 10                    |             | I(LB+D)+Y I   |
|           |                       |             | I(XB+D)+Y     |
|           | 00   Preindexed by X  | LDA ADR,X*  | I I(PB/D+X) I |
|           |                       |             | I I(SB+D+X) I |
|           | 10                    |             | I(LB+D+X)     |
|           |                       |             | I(XB+D+X)     |
|           | UU   Postindexed by X | LDA ADR, *X | I(PB/D) + X   |
|           |                       |             | I(SB+D)+X     |
|           | 10                    |             | I (LB+D)+X I  |
|           | 11                    |             | I(XB+D)+X     |

Table B-2 64V Mode Long Form, Indirect Summary

### Notes to Table B-2

The processor performs X and Y indexing and 32-bit word (inter-segment) indirection.

PB/D indicates that the displacement is relative to the origin of PB. PB specifies the segment number (the offset must be 0); the displacement specifies the offset.

All displacements are within the range 0 to '177777.

The instructions DFLX, FLX, JSX, LDX, LDY, QFLX, STX, and STY do not do indexing. The effective address is formed as shown in Table B-3. Bit 2, the X bit, is used as part of the opcode in these instructions.

| I  | 1 | X | 1 | Y |   | Instruction Type |
|----|---|---|---|---|---|------------------|
| 10 |   | 0 |   | 0 | 1 | Direct           |
| 0  | 1 | 0 | I | 1 | I | Direct           |
| 10 | ١ | 1 | I | 0 | 1 | Direct           |
| 10 | Ι | 1 | ł | 1 | 1 | Direct !         |
| 1  | I | 0 | T | 0 | I | I(A)             |
| 1  | T | 0 | I | 1 | ł | I(A)             |
| 1  | 1 | 1 | ł | 0 | I | I(A)             |
| 11 | ł | 1 | I | 1 | ł | I(A)             |

| Address | Formation | for | Nonindexing | Instructions |
|---------|-----------|-----|-------------|--------------|

### Notes to Table B-3

For the earlier processors listed in "About This Book", see Appendix B for information on their address formation for nonindexing instructions.

The symbol A in Table B-3 represents the value calculated from the base register (PB, SB, LB, or XB) and displacement in the instruction.

321 Mode

Figure B-3 and Table B-4 display and explain 321 mode instructions.

|     | 1 67 910 11 12 14 15 16 17                        | 32       |  |  |  |  |  |  |  |  |
|-----|---|----------|--|--|--|--|--|--|--|--|
|     | OP   DR   TM   SR   BR   DISPLACEME               | INT      |  |  |  |  |  |  |  |  |
|     | Instruction Format*                               |          |  |  |  |  |  |  |  |  |
|     | 1 2 3 4 5 16 17 32                                |          |  |  |  |  |  |  |  |  |
|     | F   RING   O   SEGMENT   OFFSET                   | <u> </u> |  |  |  |  |  |  |  |  |
|     | Indirect Pointer Format (Short Form)              |          |  |  |  |  |  |  |  |  |
| _   | 1 2 3 4 5 16 17 32 33 36 37 48                    |          |  |  |  |  |  |  |  |  |
|     | F   RING   1   SEGMENT   OFFSET   BIT#   RESERVED |          |  |  |  |  |  |  |  |  |
|     | Indirect Pointer Format (Long Form)               |          |  |  |  |  |  |  |  |  |
|     | 1 2 3 4 5 16 17                                   |          |  |  |  |  |  |  |  |  |
|     | F   RING   B   SEGMENT   OFFSET                   |          |  |  |  |  |  |  |  |  |
|     | C Language Pointer**                              |          |  |  |  |  |  |  |  |  |
|     | 1 16 17   | 32       |  |  |  |  |  |  |  |  |
|     | INSTRUCTION BITS 17 TO 32   ZEROES                | <br>I    |  |  |  |  |  |  |  |  |
|     | Immediate Type 1***                               |          |  |  |  |  |  |  |  |  |
|     | 1 16 17   | 32       |  |  |  |  |  |  |  |  |
| -   | SIGN EXTENSION   INSTRUCTION BITS 17 TO 32        | <br>     |  |  |  |  |  |  |  |  |
|     | Immediate Type 2***                               |          |  |  |  |  |  |  |  |  |
|     | 8 9 56 57   |          |  |  |  |  |  |  |  |  |
|     |   |          |  |  |  |  |  |  |  |  |
| BIT | 3 17 TO 24   ZEROES   BITS 28                     | 5 TO 3   |  |  |  |  |  |  |  |  |

32I Mode Formats Figure B-3

## Notes to Figure B-3

- \* TM is the tag modifier which, in combination with the SR and BR fields, specifies the instruction type.
- \*\* The C language pointer is not available for the earlier processors listed in "About This Book".
- \*\*\* The instruction specifies the immediate type to use. During instruction execution, the processor forms the immediate in the appropriate format and stores it internally for use in the operation as shown in Figure B-3.
- \*\*\*\* Bits 1 to 8 of Immediate Type 3 are formed from I mode instruction bits 17 to 24; bits 57 to 64 from I mode instruction bits 25 to 32.

| 1 | TM | ļ | SR  | I   | BR | I  | Instruction Type     | I  | EA (Segment) | EA (Offset)   |
|---|----|---|-----|-----|----|----|----------------------|----|--------------|---------------|
| - | 3  |   | 0   |     | _  |    | Indirect             |    | I(5 to 16)   | I(D+BR)       |
| 1 | 3  | 1 | Ю<  | I   |    | 1  | Indirect postindexed | L  | I(5 to 16)   | (I(D+BR))+SRH |
| I | 2  |   | 0   | ł   | -  | I  | Indirect             | ł  | I(5 to 16)   | I(D+BR)       |
| I | 2  | I | Ж   | I   | _  | ł  | Indirect preindexed  | I  | I(5 to 16)   | I(D+BR+SRH)   |
| 1 | 1  | T | 0   | I   | _  | ł  | Direct               | I  | BR(5 to 16)  | D+BR I        |
| I | 1  | Т | >0  | 1   | _  | I  | Indexed              | ł  | BR(5 to 16)  | D+BR+SRH I    |
| I | 0  | 1 | 0-7 | I   | 0  | I  | Register-to-register | I  |              |               |
| ł | 0  | I | 0   | I   | 1  | I  | Immediate type 1     | I  | 1            |               |
| I | 0  | I | Ю<  | ļ   | 1  | I  | Immediate type 2     | 1  |              |               |
| ١ | 0  | ļ | 0   | I   | 2  | 1  | Immediate type 3     | ł  |              | I             |
| I | 0  | I | l   | 1   | 2  | I  | Floating register    | I  | I            |               |
| T |    |   |     | ۱   |    | I  | source (FRO)         | I  |              | 1             |
| I | 0  | ł | 2   | ł   | 2  | I  | Undefined; generates | l  | 1            |               |
| 1 |    | 1 |     | ۱   |    | I  | UII (unimplemented   | I  | I            | I             |
| I |    |   |     | I   |    |    | instruction) fault   | 1  | I            | I             |
| I | 0  | I | 3   | 1   | 2  | I  | Floating register    | l  | I            | 1             |
| I |    | I |     |     |    | I  | source (FR1)         | I  | ł            | I             |
| I | 0  | 1 | 4-7 | I   | 2  | -1 | Undefined; generates | ١  |              | 1             |
| I |    | 1 |     | - 1 |    | I  | UII fault            | l  |              | l             |
| I | 0  |   | 0-7 | I   | 3  | 1  | General register     | I  | SR(5 to 16)  | D+SRL I       |
| 1 |    | I |     | ł   |    | 1  | relative (undefined  | ۱  |              |               |
| ł |    | ł |     | I   |    | I  | for the earlier      | ١  |              |               |
| T |    | I |     | I   |    | I  | processors listed in | 11 |              |               |
| ł |    | I |     | I   |    | I  | "About This Book")   | I  |              |               |

### Table B-4 32I Mode Summary

\_\_\_\_\_

### Note to Table B-4

Displacements are within the range 0 to '177777, inclusive.
# 32R Mode

Figure B-4 and Table B-5 display and explain 32R mode instructions.

| 1 2 3 6 7 8              | 16          |
|--------------------------|-------------|
| IIXIOPISI DISH           | PLACEMENT   |
| Short Instruction Fo     | ormat       |
|                          |             |
| 1 2 3 6 7 12 13          | 14 15 16    |
| I   X   OP   110000   C  | DP   CB     |
| 16-bit Long Instruction  | Format      |
|                          |             |
| 1 2 3 6 7 12 13 14       | 15 16 17 32 |
| I I X I OP I 110000 I OP | CB   DISP   |
| 32-bit Long Instruction  | Format      |
|                          |             |
| 1 2                      | 16          |
| III ADDRESS              |             |
| Indirect Pointer Fo      | rmat        |
|                          |             |
| 12                       | 16          |
| IOI ADDRESS              | <br>I       |
|                          |             |

32R Mode Formats Figure B-4

# Note to Figure B-4

The final form of an effective address in 32R mode is only 15 bits wide. Special hardware exists to truncate the effective address to this length. The program counter, however, is a full 16 bits wide. Multilevel indirection is a feature of 32R mode.

# Table B-5 32R Mode Summary

| I   | XI  | S I | СВ | Displacement     | Instruction Type          | Form of EA |
|-----|-----|-----|----|------------------|---------------------------|------------|
| 101 | 0 1 | 0   |    | 0 to '777        | Direct                    | 0/D        |
| 101 | 1   | 0 1 |    | 0 to '777        | Indexed                   | 0/D+X      |
| 111 | 0 1 | 0   |    | 0 to '777        | Indirect                  | I(O/D)     |
| 1   | 1   | 0   |    | 0 to '77         | Indirect, preindexed      | I(O/D+X)   |
| 1   | 1   | 0   |    | 1 '100 to'777 1  | Indirect, postindexed     | I(O/D)+X   |
| 0   | 0   | 1   |    | '-360 to '+377   | Direct                    | P+D        |
| 101 | 1 1 | 1   |    | 1'-360 to '+3771 | Indexed                   | P+D+X      |
| 111 | 0   | 11  |    | 1'-360 to '+3771 | Indirect                  | I(P+D)     |
| 111 | 1   | 1   |    | '-360 to '+377   | Indirect postindexed      | I(P+D)+X   |
| 101 | 0   | 1   | 2  |                  | @Postincrement            | SP         |
| 0   | 1   | 1   | 2  |                  | @Postincrement, indirect, | I(SP)+X    |
| 1 1 |     |     |    |                  | postindexed               |            |
| 1   | 0   | 1   | 2  |                  | @Postincrement, indirect  | I(SP)      |
| 10  | 0   | 1   | 3  |                  | #Predecrement             | SP-1       |
| 10  | 1   | 1   | 3  |                  | #Predecrement, indirect,  | I(SP-1)+X  |
| 1   | 1   | 1 1 |    | [                | postindexed               |            |
| 1   | 0   | 1   | 3  |                  | #Predecrement, indirect   | I I(SP-1)  |
| 10  | 0   | 1   | 0  | 1 0 to '177777 1 | *Direct, long reach       |            |
| 10  | 1 1 | 1   | 0  | 1 0 to '177777 1 | *Indexed, long reach      |            |
| 1   | 0   | 1   | 0  | 0 to '177777     | *Indirect, long reach     | I I(D) I   |
| 1   | 1   | 1   | 0  | 1 0 to '177777 1 | *Indirect, preindexed,    | I(D+X)     |
| ļ   | I   | 1   | I  | 1                | long reach                |            |
| 1   | 1   | 1   | 2  | 0 to '177777     | *Indirect, postindexed,   | 1 T(D) + X |
| I   | 1   |     |    | 1                | long reach                |            |
| I 0 | 0   | 1   | 1  | 1 0 to '177777 1 | *Direct, stack relative   | I D+SP     |
| 10  | 1   | 1   | 1  | 0 to '177777     | *Indexed, stack relative  | D+SP+X     |
| 1   | 10  | 1   | 1  | 1 0 to '177777   | *Indirect, stack relative | 1 T(D+2b)  |
| 1   | 1   | 1   | 1  | 1 0 to '177777   | *Indirect, preindexed     | T(D+2L+X)  |
| I   | I   | I   | I  |                  | stack relative            |            |
| 1   | 1   | 1   | 13 | 1 0 to '177777   | *Indirect, postindexed    | T(D+2L)+X  |
|     | l   | I   |    | 1                | stack relative            | 1          |

### Notes to Table B-5

- \* These instruction types use the 32-bit long format shown in Figure B-4.
- @ These instruction types use the 16-bit long format shown in Figure B-4. They also increment the contents of SP by 1 during EA formation.
- # These instruction types use the 16-bit long format shown in Figure B-4. They also decrement the contents of SP by 1 during EA formation.

For all instruction types listed above, address traps can occur when any part of the EA formation results in an address in the range 0 to '7 (segmented mode) or 0 to '37 (unsegmented mode). See the end of this chapter for more information.

The processor performs one level of indexing and multiple levels of indirection.

O/D indicates that the displacement is within Sector O.

The instructions DFLX, FLX, JSX, LDX, LDY, QFLX, STX, and STY do not do indexing. The processor treats the X bit as a O to determine what addressing mode to use. For example, if one of these instructions specifies I, X, S, and CB as Oll3, the processor interprets it as OOl3.

### 64R Mode

Figure B-5 and Table B-6 display and explain 64R mode instructions.



\*Only a single level of indirection is possible in 64R mode.

64R Mode Formats Figure B-5

Table B-6 64R Mode Summary

| I<br> | X   | S   | CB    | Displacement     | Instruction Type          | Form of EA  |
|-------|-----|-----|-------|------------------|---------------------------|-------------|
| 10    | 0 ו | 10  |       | 0 to '777        | Direct                    | 0/D         |
| 10    | 1   | I 0 |       | 0 to '777        | Indexed                   | I 0/D+X I   |
| 1     | 0   | 10  | I     | 1 0 to '777 1    | Indirect                  | I(O/D)      |
| 1     | 1   | I 0 | I     | 1 0 to '77 1     | Indirect, preindexed      | I(O/D+X)    |
| 1     | 1   | 0   |       | 1 '100 to '777 1 | Indirect, postindexed     | I(O/D)+X    |
| 10    | 10  | 1   |       | 1'-360 to '+377! | Direct                    | P+D I       |
| 10    | 1   | 11  |       | 1'-360 to '+3771 | Indexed                   | I P+D+X I   |
| 1     | 0   | 1   |       | 1'-360 to '+3771 | Indirect                  | I(P+D)      |
| 1     | 1   | 1   |       | 1'-360 to '+3771 | Indirect postindexed      | I(P+D)+X    |
| 10    | 0   | 1   | 2     |                  | @Postincrement            | SP I        |
| 10    | 1   | 1   | 2     |                  | @Postincrement, indirect, | I I(SP)+X I |
| 1     | 1   | 1   | 1     |                  | postindexed               |             |
| 1     | 0   | 1   | 2     | I I              | @Postincrement, indirect  | I I(SP) I   |
| 10    | 0   | 1   | 3     | 1                | #Predecrement             | SP-1        |
| 10    | 1   | 1   | 3     |                  | #Predecrement, indirect,  | I(SP-1)+X   |
| I     | 1   |     |       | l I              | postindexed               |             |
| 1     | 0   | 1   | 3     |                  | #Predecrement, indirect   | I(SP-1)     |
| 10    | 0   | 1   | 0     | 0 to '177777     | *Direct, long reach       | D I         |
| 10    | 1   | 11  | 0     | 0 to '177777     | *Indexed, long reach      | D+X I       |
| 1     | 0   | 1   | I O I | 0 to '177777 I   | *Indirect, long reach     | I(D)        |
| 1     | 11  | 1   | 0     | 0 to '177777     | *Indirect, preindexed,    | I(D+X) i    |
| 1     |     |     |       | 1                | long reach                | I           |
| 1     | 1   | 11  | 2     | 0 to '177777     | *Indirect, postindexed,   | I(D)+X      |
|       |     |     |       | I                | long reach                | i I         |
| 0     | 0   | 11  | 1     | 0 to '177777     | *Direct, stack relative   | D+SP I      |
| 0     | 1   | 1   | 1     | 0 to '177777     | *Indexed, stack relative  | D+SP+X I    |
| 1     | 0   | 1   | 1     | 0 to '177777     | *Indirect, stack relative | I(D+SP) I   |
| 1     | 1   | 1   | 1     | 0 to '177777 I   | *Indirect, preindexed     | I(D+SP+X)   |
|       |     |     | ł     | 1                | stack relative            | I           |
| 1     | 1   | 1   | 3     | 0 to '177777 I   | *Indirect, postindexed    | I(D+SP)+XI  |
|       | 1   | 1   | 1     | 1                | stack relative            | I           |

### Notes to Table B-6

For all the instruction types listed in Table B-6, address traps can occur when any part of the EA formation results in an address in the range 0 to '7 (segmented mode) or 0 to '37 (unsegmented mode). See the end of this chapter for more information.

- \* These instruction types use the 32-bit long format shown in Figure B-5.
- © These instruction types use the 16-bit long format shown in Figure B-5. They also increment the contents of SP by 1 during EA formation.
- # These instruction types use the 16-bit long format shown in Figure B-5. They also decrement the contents of SP by 1 during EA formation.

The processor performs one level of indexing and multiple levels of indirection.

0/D indicates that the displacement is within Sector 0.

The instructions DFLX, FLX, JSX, LDX, LDY, QFLX, STX, and STY do not do indexing. The processor treats the X bit as a 0 to determine what addressing mode to use. For example, if one of these instructions specifies I, X, S, and CB as 0113, the processor interprets it as 0013.

# 16S Mode

Figure B-6 and Table B-7 display and explain 16S mode instructions.

|   | 1 |   | 2  |     |      | 6   | 7       | 8    |    |          |      | 16    |
|---|---|---|----|-----|------|-----|---------|------|----|----------|------|-------|
| 1 | Ι | 1 | X  | I   | OP   | 1   | S       | I    |    | DISPLACE | MENT |       |
|   |   |   |    |     | IJ   | nst | ruc     | ctio | on | Format   |      |       |
|   | 1 |   | 2  | 3   |      |     |         |      |    |          |      | 16    |
| 1 | I |   | X  |     |      |     |         | AI   | DF | ESS      |      | <br>  |
|   |   |   |    |     | [ndi | re  | et      | Poi  | nt | er Forma | .t   |       |
|   | 1 |   | 2  | 3   |      |     |         |      |    |          |      | 16    |
| ( | ) |   | 0  |     |      |     |         | AL   | DR | ESS      |      | <br>I |
|   |   |   | Fi | nal | . Ef | fec | <br>cti | ve   | Ad | dress Fo | rmat |       |

# 16S Mode Formats Figure B-6

# Note to Figure B-6

The final form of effective addresses in S mode are only 14 bits wide. Special hardware exists to truncate the effective address to this length. The program counter, however, is a full 16 bits wide.

### Table B-7 16S Mode Summary

| IIXISI  | Disp   Instruction Type   | Example  | IEA Form I  |
|---|---|--|---|
| I       0       I       0       I       0         I       0       I       1       I       I         I       0       I       I       I       I         I       0       I       I       I       I         I       1       I       0       I       I         I       1       0       I       I       I         I       1       0       I       I       I         I       1       1       I       I       I         I       1       1       I       I       I | 0 to '777   Direct<br>0 to '777   Direct<br>0 to '777   Indexed<br>0 to '777   Indexed<br>0 to '777   Indirect<br>0 to '777   Indirect<br>0 to '777   Indirect preindexed<br>0 to '777   Indirect preindexed<br>0 to '777   Indirect preindexed | <ul> <li>LDA ADR</li> <li>LDA ADR</li> <li>LDA ADR,1</li> <li>LDA ADR,1</li> <li>LDA ADR,*</li> <li>LDA ADR,*</li> <li>LDA ADR,1*</li> <li>LDA ADR,1*</li> <li>LDA ADR,1*</li> </ul> | 0/D  <br>  C/D  <br>  0/D+X  <br>  C/D+X  <br>  C/D+X  <br>  I(0/D)  <br>  I(C/D)  <br>  I(D+X)  <br>  I(D+X) |

# Notes to Table B-7

The processor performs indexing before resolving each level of indirection.

This mode allows multiple levels of both indexing and indirection.

The instructions, LDX and STX, cannot do indexing. The effective address is formed as if bit 2 = 0.

O/D indicates that the displacement is within Sector O; C/D, within the current sector.

### 32S Mode

\_\_\_\_ L T 1 2 3 6 7 8 16 1 1 IIIXIOPISI DISPLACEMENT I 1 Instruction Format 1 2 16 | I | ------ADDRESS Ł I 1 \_\_\_\_\_ Indirect Pointer Format 1 1 12 \_\_\_\_\_16 L 1 I O I ADDRESS I ----\_\_\_\_\_ 1 Final Effective Address Format 1 1 

Figure B-7 and Table B-8 display and explain 32S mode instructions.

# 32S Mode Formats Figure B-7

# Note to Figure B-7

The final form of effective addresses in S mode are only 15 bits wide. Special hardware exists to truncate the effective address to this length. The program counter, however, is a full 16 bits wide.

| IIXISI  | Disp  | Instruction Type  | Example  | EA Form   |
|---|---|---|--|---|
| I       0       I       0       I       I         I       0       I       1       I       I         I       0       I       I       I       I         I       0       I       I       I       I         I       1       I       0       I       I         I       1       0       I       I       I         I       I       0       I       I       I         I       I       1       I       0       I       I         I       I       I       I       0       I       I       I | 0 to '777<br>0 to '777<br>0 to '777<br>0 to '777<br>0 to '777<br>0 to '777<br>0 to '777<br>100 to '777<br>0 to '777 | Direct<br>Direct<br>Indexed<br>Indexed<br>Indirect<br>Indirect<br>Indirect preindexed<br>Indirect postindexed<br>Indirect postindexed | i LDA ADR<br>i LDA ADR<br>i LDA ADR,1<br>i LDA ADR,1<br>i LDA ADR,1<br>i LDA ADR,*<br>i LDA ADR,*<br>i LDA ADR,*1<br>di LDA ADR,*1 | <pre>i 0/D i i C/D i i 0/D+X i i 0/D+X i i C/D+X i i 1(0/D) i i 1(0/D) i i 1(D+X) i i 1(D)+X i i 1(D)+X i i 1(D)+X i </pre> |

Table B-8 32S Mode Summary

### Notes to Table B-8

The processor performs indexing before resolving each level of indirection.

This mode allows one level of indexing, and multiple levels of indirection.

The instructions, LDX and STX, cannot do indexing. The effective address is formed as if bit 2 = 0.

### ADDRESS TRAPS

Several of the summaries in the last section specifyd special cases of EA formation when the address is within a particular range. This range of addresses corresponds to registers within the current user register set in the register file. (See Chapter 9 of the System Architecture Reference Guide.) In segmented mode, this range is '0 to '7; in nonsegmented mode, '0 to '37. This range of addresses for segmented and nonsegmented modes is referred to as the ATR, or address trap range, throughout this section.

The registers within the user register set contain information, such as general, base, floating-point, and index registers, and system status and control information. Each time any part of the EA formation generates an address within the ATR, an <u>address trap</u> aborts any read or write to a memory location and instead references the specific register.

Table B-9 summarizes when address traps occur for all modes of addressing and instruction types.

| Mode                               | I Inst Type                    | Action   |
|------------------------------------|--------------------------------|--|
| 16S<br>  32S<br>  32R<br>  64R<br> | Memory<br>  reference<br> <br> | Address trap occurs if the EA falls<br>within the ATR (address trap range).<br>The instruction format or length has<br>no bearing. |
| 1                                  | Generic                        | Address traps never occur.   |
|                                    | Generic AP                     | Address traps do not occur when the processor is fetching the address pointer.   |
| 64V<br> <br>                       | 32-bit<br>memory<br>reference  | Address traps never occur.   |
|                                    | Short<br>format                | See Table B-10.  |
|                                    | 16-bit  <br>  indirect         | Address traps occur if the EA falls within the ATR.  |
| <br>                               | 32-bit  <br>  indirect         | Address traps never occur.   |
| 32I                                | All types                      | Address traps never occur.   |

Table B-9 Address Trap Information

When bits 17 to 32 of the program counter contain a value within the ATR and the processor is reading an instruction, an address trap always occurs. The only exception to this is if the machine is operating in 321 mode.

When the processor executes short format instructions in 64V mode, address traps can occur during operand fetches or indirect fetches. Table B-10 lists the conditions that must be present for an address trap to occur.

# Table B-10

### Address Trap Action for Short Format Instructions, 64V Mode

| II    | X          | S            | I Disp                    | Action   |
|-------|------------|--------------|---------------------------|--|
| 0     | 0          | 10           | 1 0 to '7                 | Takes address trap.  |
| O<br> | O<br>      | O<br>        | '10 to '37<br>            | Takes address trap only if  <br>  segmentation is off.                         |
| i 0   | 0          | 0            | i '40 to '377             | Cannot take address trap.  |
| 0<br> | O<br>      | 1<br>        | -'340 to +'377<br>        | <ul> <li>Takes address trap if EA (P+D) is</li> <li>within the ATR.</li> </ul> |
| 10    | 1          | 0 ו          | 0 to ATR                  | Takes address trap if D+X is   |
| 1     | 1          | I            | ł                         | within the ATR. If D+X is  |
| 1     | 1          | I            | 1                         | I outside the ATR, the EA is I   |
| 1     | ł          | ł            | I                         | $\mid$ SB (seg #) $\mid$ D+X (for the 750, $\mid$                              |
| 1     | 1          | I            | 1                         | 1 850, and 2350 to 9955 II; or 1   |
| 1     | 1          | I            | 1                         | SB (seg #)   D+X+SB (offset #)   |
| I     | l          | I            |                           | (for all other machines).  |
| 1     | 1          | 1            | From ATR to '377          | Cannot take address trap; EA 1S  |
| 1     | 1          | 1            |                           | SB+D+X (for 750, 850, and $I$  |
| 1     | 1          | 1            |                           | All other machines take address i  |
| 1     | 1          | 1            |                           | + ALL OULET INACILIES CARE AND -   |
| 1     | 1          | 1            | 1 1400 to 1777            | Cannot take address tran   |
| ίΛ    | , <b>1</b> | י<br>ו ז     | $1 = '340 \pm 0 \pm '377$ | Takes address trap if EA (P+D+X)   |
|       | · -        | ' - <b>L</b> |                           | is within the ATR.   |
| 1 1   | i O        | i O          | 0 to '777                 | Takes address trap if D is   |
| 1     |            | 1            | 1                         | within the ATR.*   |
| 1     | 0          | 1            | 1 - '340 to + '377        | Takes address trap if EA   |
| 1     |            | I            | 1                         | ( (P+D) ) is within the ATR.*  |
| 1     | 1          | 10           | 1 0 to '777               | Takes address trap if D<'100 and   |
| 1     | I          | l            | 1                         | D+X is within the ATR.*  |
| 1     | 11         | 1            | -'340  to  +'377          | Takes address trap if EA (P+D)   |
| I     | 1          | 1            | 1                         | is within the ATR.*  |

### Note to Table B-10

\* The indirect address also takes an address trap if EA is within the ATR.

If an instruction specifies a write operation that could potentially cause an address trap, the instruction loads the data to be written into a temporary register. If a trap occurs, the routine aborts the write to memory. It loads the specified register file location with the contents of the temporary register. If the instruction specifies a read operation that causes an address trap, the trap routine aborts the memory read and fetches the contents of a register file location. The trap routine loads the cache from the register file data and allows the processor one cache access before invalidating the cache location.

Table B-11 shows the address trap locations and the registers to which they correspond. For more information on the register file, see Chapter 9 of the System Architecture Reference Guide.

|     | AT           | 1  | S and R Modes     | 1  | V Mode            |
|-----|--------------|----|-------------------|----|-------------------|
| 1   | 'O           | 1  | X                 | 1  | X I               |
| I   | '1           | I  | Α                 | ł  | A, LH             |
| ł   | <b>'</b> 2   | Τ  | В                 | I  | II I              |
| I   | '3           | I  | S                 | ł  | Y                 |
| L   | '4           | I  | FAC bits 1 to 16  | I  | FAC bits 1 to 16  |
| Ł   | '5           | 1  | FAC bits 17 to 32 | I  | FAC bits 17 to 32 |
| L   | '6           | I  | FAC exponent      | I  | FAC exponent      |
| L   | '7           | Ι  | PC, LSBs          | 1  | PC. LSBs          |
| L   | '10*         | I  | DTAR3H            | T  | DTAR3H            |
| L   | '11*         | T  | FCODEH            | I  | FOODEH            |
| 1   | 12*          | 1  | FADDRL            | I  | FADDRL            |
| I   | 13*          | I  |                   | L  |                   |
| L   | 14*          | Ι  |                   | I  | SEH               |
| Ł   | 15*          | 1  |                   | I  | SBL               |
| L   | '16*         | I. |                   | I  | LBH               |
| L   | ' 17*        | L  |                   | I  | LBL               |
| L   | <b>'20</b> * | T  | DMA cell '20H     | I  | DMA cell '20H     |
| 1   | '21*         | ł  | DMA cell '20L     | L  | DMA cell '20L     |
| I.  | '22*         | I. | DMA cell '22H     | I  | DMA cell '22H     |
| I.  | '23*         | Ι  | DMA cell '22L     | I  | DMA cell '22L     |
| I   | '24*         | I. | DMA cell '24H     | I  | DMA cell '24H I   |
| I.  | '25*         | L  | DMA cell '24L     | I. | DMA cell '24L !   |
| I.  | '26*         | L  | DMA cell '26H     | L  | DMA cell '26H I   |
|     | '27*         | 1  | DMA cell '26L     | I  | DMA cell '26L I   |
| I   | ' 30*        | L  | DMA cell '30H     | L  | DMA cell '30H I   |
| I   | '31*         |    | DMA cell '30L     | I  | DMA cell '30L     |
| 1   | ′ 32*        | I  | DMA cell '32H     | ł  | DMA cell '32H     |
| I   | '33*         | ł  | DMA cell '32L     | I  | DMA cell '32L I   |
| I   | ′34*         | t  | DMA cell '34H     | I  | DMA cell '34H +   |
| I I | ′35*         | 1  | DMA cell '34L     | I  | DMA cell '34L     |
| 1   | '36*         | I  | DMA cell '36H     | ł  | DMA cell '36H     |
|     | ′37*         | 1  | DMA cell '36L     | I  | DMA cell '36L     |

|         | Table I       | 3-11 |                |
|---------|---------------|------|----------------|
| Address | Trap/Register | File | Correspondence |

# Note to Table B-11

# \* These correspond to user register file locations only in nonsegmented mode.

### SUMMARY

The fields of a memory reference instruction specify information used to form an effective address. These fields specify which information is to be used in the formation, how the formation is to be done, and -- in conjunction with the rest of the program -- the addressing mode under which the address is to be formed. Depending on the segmentation mode and the EA formation, addresses can reference registers within the current user register file as well as memory locations.

# Instruction Summary Charts

This appendix contains two instruction summary charts: one for S, R, and V modes; another for I mode. Each chart contains a list of instructions for the Prime 50 Series processors. (Appendix E lists those instructions that have been archived.) Each instruction is followed by its octal code, format, function, addressing mode, CBIT, LINK, and condition code information, and a one-line description of the instruction.

The columns in each chart are as follows:

R Restrictions:

| Blank | Regular instruction.                                |
|-------|---|
| R     | Instruction causes a restricted mode fault if       |
|       | executed in other than Ring O.                      |
| Ρ     | Instruction may cause a fault depending on address. |

- Mnem A mnemonic name recognized by the assembler PMA.
- Opcode Octal operation code portion of the instruction.
- RI Register (R) and Immediate (I) forms, if available.

Form Format of instruction:

| Mnemonic | Definition                            |
|----------|---------------------------------------|
| Mnemonic | Definition                            |
| AP       | Address Pointer                       |
| BRAN     | Branch                                |
| CHAR     | Character                             |
| DECI     | Decimal                               |
| GEN      | Generic                               |
| GR       | General Register non Memory Reference |
| IBRN     | I Mode Branch                         |
| MR       | Memory Reference Non I Mode           |
| MRFR     | Memory Reference Floating Register    |
| MRGR     | Memory Reference General Register     |
| MRNR     | Memory Reference Non Register         |
| PIO      | Programmed I/O                        |
| RGEN     | Register Generic                      |
| SHFT     | Shift                                 |

Func Function of instruction:

| Mnemonic | Definition                |
|----------|---------------------------|
| ADMOD    | Addressing Mode           |
| BRAN     | Branch                    |
| CHAR     | Character                 |
| CLEAR    | Clear Field               |
| CPIR     | C Language Pointer        |
| DECI     | Decimal Arithmetic        |
| FIELD    | Field Register            |
| FLPT     | Floating Point Arithmetic |
| GRR      | General Register Relative |
| INT      | Integer                   |
| INIGY    | Integrity                 |
| IO       | Input/Output              |
| KEYS     | Keys                      |
| LOGIC    | Logical Operations        |
| LTSTS    | Logical Test and Set      |
| MCTL     | Machine Control           |
| MOVE     | Move                      |
| PCILJ    | Program Control and Jump  |
| PRCEX    | Process Exchange          |
| QUEUE    | Queue Control             |
| SHIFT    | Register Shift            |
| SKIP     | Skip                      |
|          |                           |

M Addressing modes of instructions:

| Mode | Name          |
|------|---------------|
| S    | Sectored      |
| R    | Relative      |
| V    | Virtual (64V) |
| I    | 32I           |

С

How instruction affects the CBIT and LINK.

| Code | Definition |
|------|------------|
|      |            |

| CBIT and LINK are unchanged                    |
|--|
| CBIT = unchanged; LINK = carry                 |
| CBIT = overflow status; LINK = carry           |
| CBIT = overflow status; LINK = indeterminate   |
| CBIT = shift extension; LINK = shift extension |
| CBIT = result; LINK = indeterminate            |
| CBIT and LINK are indeterminate                |
| CBIT and LINK are loaded by the instruction    |
| CBIT = result; LINK = unchanged                |
| CBIT = unchanged; LINK = indeterminate         |
| CBIT and LINK values vary among processors;    |
| see individual instruction description         |
|  |

CC How instruction affects the condition codes.

| Code | Definition   |
|------|--|
| -    | Condition codes are unchanged.   |
| 1    | Condition codes are set to reflect the result<br>of arithmetic operation or compare.     |
| 4    | Condition codes are set to reflect result of branch, compare, or logicize operand state. |
| 5    | Condition codes are indeterminate.   |
| 6    | Condition codes are loaded by instruction.   |
| 7    | Condition codes show special results for this instruction.                               |

Description A brief description of the instruction.

Table C-1 contains a summary of S, R, and V mode instructions. Table C-2 is a summary of I mode instructions. Instructions that have been archived are not in either of these tables; see Appendix E for them.

.

| R | Mnem | Opcode           | Form               | Func          | M          | С      | œ  | Description                               |
|---|------|------------------|--------------------|---------------|------------|--------|----|---|
|   | AIA  | 141206           | GEN                | TNT           | SRV        | 2      | 1  | Add One to A                              |
|   | A2A  | 140304           | GEN                | TNT           | SRV        | 2      | ī  | Add Two to A                              |
|   | ABO  | 141716           | AP                 | AITEIR        | v          | ~      | 7  | Add Entry to Bottom of Queue              |
|   | ACA  | 141216           | GEN                | TNFT          | SRV        | 2      | 'n | Add CBTT to A                             |
|   |      | 06               | MR                 | דואד<br>דוארד | SRV        | 2      | ĩ  | Add                                       |
|   |      | 06.03            | MR                 | TNT           | V          | 2      | ī  | Add Long                                  |
|   |      | 141000           | CEN                |               | v          | N<br>N | า  | Add LINK to L                             |
|   |      | 001301           | CEN                | TTETD         | v          | ĥ      | -  | Add L to FAR O                            |
|   |      | 001311           | CEN                | RIRID         | v          | ĕ      |    | Add I. to FAR 1                           |
|   |      | 041477           | CHET               | CHILLO        | 5017       | 4      |    | A Loft Logical                            |
|   |      | 0416VV           | CHET               | CHILIT        | CDV        | 4      | _  | A Left Potate                             |
|   |      | OTIONA<br>0116VV | CITCALD<br>DITT: I | CUTER         | CDU        | -<br>7 |    | A Arithmetic Left Shift                   |
|   | ANTA | OHIONA           | MD<br>DITLT        | TOCTC         |            | U      | _  |   |
|   | ANT  | 03 07            | MD                 |               |            | -      | -  |   |
|   |      | 0000005          | CEN                |               | v<br>v     |        | 5  | And to a long                             |
|   | ANGI | 040477           | GEN                | CULLO         |            | 4      | 0  | A Dight Logical                           |
|   |      | 040GVV           | OULUI<br>OULUI     | OUTLO         |            | 4      | -  | A Right Dogical                           |
|   | ARK  | 040EXX           | SULL.              | OUTED         | ORV<br>ORV | 4      |    | A Arithmotic Dight Shift                  |
|   | ARD  | ALCOPU           | PUL-I.             | OUTLI         | DKV<br>V   | 4      | -  | Add Entry to Top of Quono                 |
|   | ATQ  | 141717           |                    | <b>WOFOR</b>  | V          | -      | 7  | Add Hitry to top of Queue                 |
|   | BCER | 14100%           | BRAN               | BRAN          | V<br>T     | -      | -  | Branch on Condition Code EQ               |
|   | BUGE | 141605           | BRAN               | BRAN          | V<br>.,    | -      | -  | Branch on Condition Code GE               |
|   | BOGT | 141601           | BRAN               | BRAN          | v<br>      | _      | -  | Branch on Condition Code GT               |
|   | BCLE | 141600           | BRAN               | BRAN          | V          | -      | -  | Branch on Condition Code LE               |
|   | BCET | 141604           | BRAN               | BRAN          | V          | _      | -  | Branch on Condition Code LT               |
|   | BCNE | 141603           | BRAN               | BRAN          | v          | -      | -  | Branch on Condition Code NE               |
|   | BCR  | 141705           | BRAN               | BRAN          | V<br>      | -      | -  | Branch on CBIT Reset to U                 |
|   | BCS  | 141704           | BRAN               | BRAN          | V          | -      | -  | Branch on CBIT Set to 1                   |
|   | BDX  | 140734           | BRAN               | BRAN          | V          | -      | -  | Branch on Decremented X                   |
|   | BDY  | 140724           | BRAN               | BRAN          | V          | -      |    | Branch on Decremented Y                   |
|   | BEQ  | 140612           | BRAN               | BRAN          | V          | -      | 4  | Branch on A Equal to U                    |
|   | BFEQ | 141612           | BRAN               | BRAN          | V          | -      | 4  | Branch on F Equal to U                    |
|   | BFGE | 141615           | BRAN               | BRAN          | V          | -      | 4  | Branch on F Greater Than or<br>Equal to 0 |
|   | BFGT | 141611           | BRAN               | BRAN          | V          | -      | 4  | Branch on F Greater Than O                |
|   | BFLE | 141610           | BRAN               | BRAN          | V          | -      | 4  | Branch on F Less Than or<br>Equal to O    |
|   | BFLT | 141614           | BRAN               | BRAN          | V          | -      | 4  | Branch on F Less Than O                   |
|   | BFNE | 141613           | BRAN               | BRAN          | V          |        | 4  | Branch on F Not Equal to O                |
|   | BGE  | 140615           | BRAN               | BRAN          | V          | -      | 4  | Branch on A Greater Than or               |
|   |      |                  |                    |               |            |        |    | Equal to O                                |
|   | BGT  | 140611           | BRAN               | BRAN          | V          | -      | 4  | Branch on A Greater Than O                |
|   | BIX  | 141334           | BRAN               | BRAN          | V          | -      | -  | Branch on Incremented X                   |
|   | BIY  | 141324           | BRAN               | BRAN          | V          |        | -  | Branch on Incremented Y                   |
|   | BLE  | 140610           | BRAN               | BRAN          | V          | -      | 4  | Branch on A Less Than or                  |
|   |      |                  |                    |               |            |        |    | Equal to O                                |
|   | BLEQ | 140702           | BRAN               | BRAN          | V          | -      | 4  | Branch on L Equal to U                    |

Table C-1 S, R, V Mode Instruction Summary

| R<br> | Mnem  | Opcode | Form | Func  | M   | C | œ | Description                                    |
|-------|-------|--------|------|-------|-----|---|---|--|
|       | BLGE  | 140615 | BRAN | BRAN  | V   | _ | 4 | Branch on L Greater Than or<br>Equal to 0      |
|       | BLGT  | 140701 | BRAN | BRAN  | v   | _ | 4 | Branch on L. Greater Than O                    |
|       | BLLE  | 140700 | BRAN | BRAN  | v   |   | 4 | Branch on L Less Than or                       |
|       |       |        |      |       | ·   |   | - | Equal to 0                                     |
|       | BLLT  | 140614 | BRAN | BRAN  | v   | _ | 4 | Branch on L Less Than O                        |
|       | BLNE  | 140703 | BRAN | BRAN  | v   | _ | 4 | Branch on L Not Equal to 0                     |
|       | BLR   | 141707 | BRAN | BRAN  | v   |   | _ | Branch on LINK Reset to O                      |
|       | BLS   | 141706 | BRAN | BRAN  | V   | _ | _ | Branch on LINK Set to 1                        |
|       | BLT   | 140614 | BRAN | BRAN  | v   | _ | 4 | Branch on A less Than O                        |
|       | BMEQ  | 141602 | BRAN | BRAN  | V   | _ | _ | Branch on Magnitude                            |
|       | •     |        |      |       |     |   |   | Condition FQ                                   |
|       | BMGE  | 141706 | BRAN | BRAN  | V   | - | - | Branch on Magnitude<br>Condition GE            |
|       | BMGT  | 141710 | BRAN | BRAN  | V   | - | - | Branch on Magnitude<br>Condition GT            |
|       | BMLE  | 141711 | BRAN | BRAN  | V   | _ | - | Branch on Magnitude                            |
|       | BMLT  | 141707 | BRAN | BRAN  | v   | _ | _ | Condition LE<br>Branch on Magnitude            |
|       |       |        |      |       | ·   |   |   | Condition LT                                   |
|       | BMNE  | 141603 | BRAN | BRAN  | V   | - | - | Branch on Magnitude<br>Condition NE            |
|       | BNE   | 140613 | BRAN | BRAN  | V   | _ | 4 | Branch on A Not Equal to O                     |
|       | CAL   | 141050 | GEN  | CLEAR | SRV | - |   | Clear A Left Byte                              |
|       | CALF  | 000705 | AP   | PCTLJ | V   | 6 | 5 | Call Fault Handler                             |
|       | CAR   | 141044 | GEN  | CLEAR | SRV | - | - | Clear A Right Byte                             |
|       | CAS   | 11     | MR   | SKIP  | SRV | 1 | 1 | Compare A and Skip                             |
|       | CAZ   | 140214 | GEN  | SKIP  | SRV | 1 | 1 | Compare A with 0                               |
|       | CEA   | 000111 | GEN  | PCTLJ | SR  | - | - | Compute Effective Address                      |
|       | OGT   | 001314 | GEN  | BRAN  | V   | 6 | 5 | Computed GOIO                                  |
|       | CHS   | 140024 | GEN  | INT   | SRV | - |   | Change Sign                                    |
|       | CLS   | 11 03  | MR   | LOGIC | V   | 1 | 1 | Compare L and Skip                             |
|       | CMA   | 140401 | GEN  | LOGIC | SRV | - | - | Complement A                                   |
|       | CRA   | 140040 | GEN  | CLEAR | SRV | - | - | Clear A to O                                   |
|       | CRB   | 140015 | GEN  | CLEAR | SRV | _ |   | Clear B to O                                   |
|       | CRE   | 141404 | GEN  | CLEAR | V   | - | - | Clear E to O                                   |
|       | CRL   | 140010 | GEN  | CLEAR | SRV | - | - | Clear L to O                                   |
|       | CRLE  | 141410 | GEN  | CLEAR | V   | - | - | Clear L and E to O                             |
|       | CSA   | 140320 | GEN  | MOVE  | SRV | 5 | - | Copy Sign of A                                 |
|       | DAD   | 06     | MR   | INT   | SR  | 2 | 1 | Double Add                                     |
|       | DBL   | 000007 | GEN  | INT   | SR  | - | - | Enter Double Precision Mode                    |
|       | DF'AD | 06 02  | MR   | FLPT  | RV  | 3 | 5 | Double Precision Floating                      |
|       | DFCM  | 140574 | GEN  | FLPT  | RV  | 3 | 5 | Add<br>Double Precision Floating<br>Complement |
|       | DFCS  | 11 02  | MR   | FLPT  | RV  | 6 | 5 | Double Precision Floating<br>Compare and Skip  |
|       |       |        |      |       |     |   |   |  |

| R | Mnem   | Opcode | Form | Func  | М   | С | œ | Description   |
|---|--------|--------|------|-------|-----|---|---|---|
|   | DFDV   | 17 02  | MR   | FLPT  | RV  | 3 | 5 | Double Precision Floating<br>Divide                 |
|   | DFLD   | 02 02  | MR   | FLPT  | RV  | - | - | Double Precision Floating<br>Load                   |
|   | DFLX   | 15 02  | MR   | FLPT  | V   | - | - | Double Precision Floating<br>Load Index             |
|   | DFMP   | 16 02  | MR.  | FLPT  | RV  | 3 | 5 | Double Precision Floating<br>Multiply               |
|   | DFSB   | 07 02  | MR   | FLPT  | RV  | 3 | 5 | Double Precision Floating<br>Subtract               |
|   | DFST   | 04 02  | MR   | FLPT  | RV  | - |   | Double Precision Floating<br>Store                  |
|   | DIV    | 17     | MR   | INT   | V   | 3 | 5 | Divide  |
|   | DIV    | 17     | MR   | INT   | SR  | 3 | 5 | Divide  |
|   | DLD    | 02     | MR   | MOVE  | SR  | - | - | Double Load   |
|   | DRN    | 040300 | GEN  | FLPT  | V   | З | 5 | Double Round From Quad                              |
|   | DRNM   | 140571 | GEN  | FLPT  | V   | 8 | 5 | Double Round From Quad<br>Towards Negative Infinity |
|   | DRNP   | 040301 | GEN  | FLPT  | V   | 3 | 5 | Double Round From Quad<br>Towards Positive Infinity |
|   | DRNZ   | 040302 | GEN  | FLPT  | V   | 3 | 5 | Double Round From Quad<br>Towards Zero              |
|   | DRX    | 140210 | GEN  | SKIP  | SRV | _ | - | Decrement and Replace X                             |
|   | DSB    | 07     | MR   | INT   | SR  | 2 | 1 | Double Subtract                                     |
|   | DST    | 04     | MR   | MOVE  | SR  | - | - | Double Store  |
|   | DVL    | 17 03  | MR   | INT   | V   | З | 5 | Divide Long   |
|   | E16S   | 000011 | GEN  | ADMOD | SRV |   | - | Enter 16S Mode                                      |
|   | E32I   | 001010 | GEN  | ADMOD | SRV | - |   | Enter 321 Mode                                      |
|   | E32R   | 001013 | GEN  | ADMOD | SRV | - | - | Enter 32R Mode                                      |
|   | E32S   | 000013 | GEN  | ADMOD | SRV | - | - | Enter 32S Mode                                      |
|   | E64R   | 001011 | GEN  | ADMOD | SRV | - | - | Enter 64R Mode                                      |
|   | E64V   | 000010 | GEN  | ADMOD | SRV | - | - | Enter 64V Mode                                      |
|   | EAA    | 01 01  | MR   | MOVE  | R   | - | - | Effective Address to A                              |
|   | EAFA O | 001300 | AP   | FIELD | V   |   | - | Effective Address to FAR O                          |
|   | EAFA 1 | 001310 | AP   | FIELD | V   |   |   | Effective Address to FAR 1                          |
|   | EAL    | 01 01  | MR   | PCTLJ | V   | - | - | Effective Address to L                              |
|   | EALB   | 13 02  | MR   | PCTLJ | V   | - | - | Effective Address to LB                             |
|   | EAXB   | 12 02  | MR   | PCTLJ | V   |   | - | Effective Address to XB                             |
| R | EIO    | 14 01  | MR   | IO    | V   | - | 7 | Execute I/O   |
| R | ENB    | 000401 | GEN  | IO    | SRV | - |   | Enable Interrupts                                   |
| R | ENBL   | 000401 | GEN  | IO    | SRV | - |   | Enable Interrupts (Local)                           |
| R | ENBM   | 000400 | GEN  | IO    | SRV | - | - | Enable Interrupts (Mutual)                          |
| R | ENBP   | 000402 | GEN  | IO    | SRV | - | - | Enable Interrupts (Process)                         |
|   | ERA    | 05     | MR.  | LOGIC | SRV | - | - | Exclusive OR to A                                   |
|   | ERL    | 05 03  | MR   | LOGIC | V   | - | - | Exclusive OR to L                                   |
|   | FAD    | 06 01  | MR   | FLPT  | RV  | 3 | 5 | Floating Add  |

| R | Mnem | Opcode | Form | Func  | M   | C | <u> </u> | Description   |
|---|------|--------|------|-------|-----|---|----------|---|
|   | FCDQ | 140571 | GEN  | FLPT  | V   |   | -        | Floating Convert Double to<br>Quad                    |
|   | FCM  | 140530 | GEN  | FLPT  | RV  | 3 | 5        | Floating Complement                                   |
|   | FCS  | 11 01  | MR   | FLPT  | RV  | 6 | 5        | Floating Compare and Skip                             |
|   | FDBL | 140016 | GEN  | FLPT  | V   | - | -        | Floating Convert Single to<br>Double                  |
|   | FDV  | 17 01  | MR   | FLPT  | RV  | 3 | 5        | Floating Divide                                       |
|   | FLD  | 02 01  | MR   | FLPT  | RV  |   | -        | Floating Load   |
|   | FLOT | 140550 | GEN  | FLPT  | R   | 6 | 5        | Convert Integer to Floating<br>Point                  |
|   | FLTA | 140532 | GEN  | FLPT  | V   | 6 | 5        | Convert Integer to Floating<br>Point                  |
|   | FLIL | 140535 | GEN  | FLPT  | V   | 6 | 5        | Convert Long Integer to<br>Floating Point             |
|   | FLX  | 15 01  | MR   | FLPT  | RV  | - |          | Floating Load Index                                   |
|   | FMP  | 16 01  | MR   | FLPT  | RV  | 3 | 5        | Floating Multiply                                     |
|   | FRN  | 140534 | GEN  | FLPT  | RV  | 3 | 5        | Floating Round  |
|   | FRNM | 040320 | GEN  | FLPT  | V   | 3 | 5        | Floating Round Towards<br>Negative Infinity           |
|   | FRNP | 040303 | GEN  | FLPT  | V   | 3 | 5        | Floating Round Towards<br>Positive Infinity           |
|   | FRNZ | 040321 | GEN  | FLPT  | V   | 3 | 5        | Floating Round Towards Zero                           |
|   | FSB  | 07 01  | MR   | FLPT  | RV  | 3 | 5        | Floating Subtract                                     |
|   | FSGT | 140515 | GEN  | FLPT  | RV  | - | 5        | Floating Skip If Greater<br>Than O                    |
|   | FSLE | 140514 | GEN  | FLPT  | RV  | - | 5        | Floating Skip If Less Than<br>or Equal to O           |
|   | FSMI | 140512 | GEN  | FLPT  | RV  | - | 5        | Floating Skip If Minus                                |
|   | FSNZ | 140511 | GEN  | FLPT  | RV  | - | 5        | Floating Skip If Not Equal to 0                       |
|   | FSPL | 140513 | GEN  | FLPT  | RV  | _ | 5        | Floating Skip If Plus                                 |
|   | FST  | 04 01  | MR   | FLPT  | RV  | 3 | 5        | Floating Store  |
|   | FSZE | 140510 | GEN  | FLPT  | RV  |   | 5        | Floating Skip If Equal to 0                           |
| R | HLT  | 000000 | GEN  | MCTL  | SRV |   | _        | Halt  |
|   | IAB  | 000201 | GEN  | MOVE  | SRV |   | -        | Interchange A and B                                   |
|   | ICA  | 141340 | GEN  | MOVE  | SRV | - | _        | Interchange Bytes of A                                |
|   | ICL  | 141140 | GEN  | MOVE  | SRV | - | -        | Interchange Bytes and Clear<br>Left                   |
|   | ICR  | 141240 | GEN  | MOVE  | SRV | - | -        | Interchange Bytes and Clear<br>Right                  |
|   | ILE  | 141414 | GEN  | MOVE  | V   | - | -        | Interchange L and E                                   |
|   | IMA  | 13     | MR   | MOVE  | SRV | - | -        | Interchange Memory and A                              |
| R | INA  | 54     | PIO  | IO    | SR  | - | -        | Input to A  |
| R | INBC | 001217 | AP   | PRCEX | V   | 6 | 5        | Interrupt Notify Beginning,<br>Clear Active Interrupt |
| R | INEN | 001215 | AP   | PRCEX | V   | 6 | 5        | Interrupt Notify Beginning                            |

\_\_\_\_\_

| R | Mnem           | Opcode | Form | Func  | М   | С | œ | Description                                     |
|---|----------------|--------|------|-------|-----|---|---|---|
| R | INEC           | 001216 | AP   | PRCEX | V   | 6 | 5 | Interrupt Notify End, Clear<br>Active Interrupt |
| R | INEN           | 001214 | AP   | PRCEX | V   | 6 | 5 | Interrupt Notify End                            |
| R | INH            | 001001 | GEN  | IO    | SRV | - |   | Inhibit Interrupts                              |
| R | INHL           | 001001 | GEN  | IO    | SRV | - |   | Inhibit Interrupts (Local)                      |
| R | INHM           | 001000 | GEN  | IO    | SRV | _ | - | Inhibit Interrupts (Mutual)                     |
| R | INHP           | 001002 | GEN  | IO    | SRV | - |   | Inhibit Interrupts (Process)                    |
|   | INK            | 000043 | GEN  | KEYS  | SR  | _ | - | Input Keys                                      |
|   | INT            | 140554 | GEN  | FLPT  | R   | 3 | 5 | Convert Floating Point to<br>Integer            |
|   | INTA           | 140531 | GEN  | FLPT  | V   | 3 | 5 | Convert Floating Point to<br>Integer            |
|   | INTL           | 140533 | GEN  | FLPT  | V   | 3 | 5 | Convert Floating Point to<br>Integer Long       |
|   | IRS            | 12     | MR   | SKIP  | SRV | - | _ | Increment and Replace Memory                    |
| R | IRTC           | 000603 | GEN  | IO    | V   | 7 | 6 | Interrupt Return, Clear<br>Active Interrupt     |
| R | IRTN           | 000601 | GEN  | IO    | v   | 7 | 6 | Interrupt Return                                |
|   | IRX            | 140114 | GEN  | SKIP  | SRV |   | - | Increment and Replace X                         |
| R | ITLB           | 000615 | GEN  | MCTL  | V   | 6 | 5 | Invalidate STLB Entry                           |
|   | JDX            | 15 02  | MR   | PCTLJ | R   | - | - | Jump and Decrement X                            |
|   | JIX            | 15 03  | MR   | PCTLJ | R   | - | - | Jump and Increment X                            |
|   | JMP            | 01     | MR.  | PCTLJ | SRV | - | - | Jump  |
|   | $\mathbf{JST}$ | 10     | MR.  | PCTLJ | SRV | - | - | Jump and Store                                  |
|   | JSX            | 35 03  | MR   | PCTLJ | RV  | — | - | Jump and Save in X                              |
|   | JSXB           | 14 02  | MR.  | PCTLJ | V   | - | - | Jump and Save in XB                             |
|   | JSY            | 14     | MR.  | PCTLJ | V   | - | - | Jump and Save in Y                              |
|   | LCEQ           | 141503 | GEN  | LTSTS | V   | _ | - | Load A on Condition Code EQ                     |
|   | LOGE           | 141504 | GEN  | LTSTS | V   | - | - | Load A on Condition Code GE                     |
|   | LOGT           | 141505 | GEN  | LTSTS | V   | - | - | Load A on Condition Code GT                     |
|   | LCLE           | 141501 | GEN  | LTSTS | V   | - |   | Load A on Condition Code LE                     |
|   | LCLT           | 141500 | GEN  | LTSTS | V   | - | - | Load A on Condition Code LT                     |
|   | LCNE           | 141502 | GEN  | LTSTS | V   |   | - | Load A on Condition Code NE                     |
|   | LDA            | 02     | MR   | MOVE  | SRV | - | - | Load A  |
|   | LDC O          | 001302 | CHAR | CHAR  | V   |   | 7 | Load Character                                  |
|   | LDC 1          | 001312 | CHAR | CHAR  | V   | - | 7 | Load Character                                  |
| _ | LDL            | 02 03  | MR   | MOVE  | V   | - | _ | Load Long                                       |
| Ρ | LDLR           | 05 01  | MR   | MOVE  | V   | - | 5 | Load from Addressed Register                    |
|   | LDX            | 35 00  | MR   | MOVE  | SRV |   | - | Load X  |
|   | LDY            | 35 01  | MR   | MOVE  | V   | - |   | Load Y  |
|   | TEO<br>TEO     | 140413 | GEN  | LTSTS | SRV | - | 4 | Load A on A Equal to U                          |
|   | Th,            | 140416 | GEN  | LISIS | SRV | - | 5 | Load False                                      |
|   | TF.F.Ô         | 141113 | GEN  | LISIS | V   | - | 4 | LOAD A ON F EQUAL TO U                          |
|   | LFGE           | 141114 | GEN  | LISIS | V   | - | 4 | Load A on F Greater Than or<br>Equal to 0       |
|   | LFGT           | 141115 | GEN  | LTSTS | V   | - | 4 | Load A on F Greater Than O                      |

# Table C-1 (continued) S, R, V Mode Instruction Summary

| R<br> | Mnem   | Opcode | Form | Func  | M   | C | œ | Description                               |
|-------|--------|--------|------|-------|-----|---|---|---|
|       | LFLE   | 141111 | GEN  | LTSTS | V   | - | 4 | Load A on F Less Than or<br>Foual to O    |
|       | LFLI O | 001303 | BRAN | FIELD | v   | _ | - | Load FIR 0 Immediate                      |
|       | LFLI 1 | 001313 | BRAN | FIELD | v   | _ | _ | Load FLR 1 Immediate                      |
|       | LFLT   | 141110 | GEN  | LTSTS | v   | _ | 4 | Load A on F less Than 0                   |
|       | LFNE   | 141112 | GEN  | LTSTS | V   | _ | 4 | Load A on F Not Equal to O                |
|       | IGE    | 140414 | GEN  | LTSTS | SRV | - | 4 | Load A on A Greater Than or<br>Equal to 0 |
|       | LGT    | 140415 | GEN  | LTSTS | SRV | _ | 4 | Load A on A Greater Than O                |
| R     | LIOT   | 000044 | AP   | MCTL  | V   | 6 | 5 | Load IOILB                                |
|       | LLE    | 140411 | GEN  | LTSTS | SRV | _ | 4 | Load A on A Less Than or<br>Equal to 0    |
|       | LLEQ   | 141513 | GEN  | LTSTS | V   | _ | 4 | Load L on A Equal to 0                    |
|       | LLGE   | 140414 | GEN  | LTSTS | V   |   | 4 | Load L on A Greater Than or<br>Equal to O |
|       | LLGT   | 141515 | GEN  | LTSTS | V   | - | 4 | Load L on A Greater Than O                |
|       | III    | 0410XX | SHFT | SHIFT | SRV | 4 |   | Long Left Logical                         |
|       | TTTE   | 141511 | GEN  | LTSTS | V   | - | 4 | Load L on A Less Than or<br>Equal to 0    |
|       | IIIT   | 140410 | GEN  | LTSTS | V   | - | 4 | Load L on A Less Than 0                   |
|       | LLNE   | 141512 | GEN  | LTSTS | V   | - | 4 | Load L on A Not Equal to O                |
|       | LLR    | 0412XX | SHFT | SHIFT | SRV | 4 | - | Long Left Rotate                          |
|       | LLS    | 0411XX | SHFT | SHIFT | SRV | 3 | 5 | Long Left Shift                           |
|       | LLT    | 140410 | GEN  | LTSTS | SRV | - | 4 | Load A on A Less Than 0                   |
|       | LNE    | 140412 | GEN  | LTSTS | SRV | _ | 4 | Load A on A Not Equal to 0                |
| R     | LPID   | 000617 | GEN  | MCIL  | V   | _ | - | Load Process ID                           |
| R     | LPSW   | 000711 | AP   | MCTL  | V   | 7 | 6 | Load Process Status Word                  |
|       | IRL    | 0400XX | SHFT | SHIFT | SRV | 4 | - | Long Right Logical                        |
|       | LRR    | 0402XX | SHFT | SHIFT | SRV | 4 | - | Long Right Rotate                         |
|       | LRS    | 0401XX | SHFT | SHIFT | SRV | 4 | _ | Long Right Shift                          |
|       | LT     | 140417 | GEN  | LTSTS | SRV | _ | 5 | Load True                                 |
|       | MPL    | 16 03  | MR   | INT   | V   | * | - | Multiply Long                             |
|       | MPY    | 16     | MR.  | INT   | V   | 3 | - | Multiply                                  |
|       | MPY    | 16     | MR   | INT   | SR  | 3 | * | Multiply                                  |
| R     | NFYB   | 001211 | AP   | PRCEX | V   | 6 | 5 | Notify                                    |
| R     | NFYE   | 001210 | AP   | PRCEX | V   | 6 | 5 | Notify                                    |
|       | NOP    | 000001 | GEN  | MCTL  | SRV | - | - | No Operation                              |
| R     | OCP    | 14     | PIO  | IO    | SR  | - | - | Output Control Pulse                      |
|       | ORA    | 03 02  | MR   | LOGIC | V   | - | - | Inclusive OR                              |
| R     | OTA    | 74     | PIO  | IO    | SR  | _ | - | Output from A                             |
|       | OTK    | 000405 | GEN  | KEYS  | SR  | 7 | 6 | Output Keys                               |
|       | PCL    | 10 02  | MR   | PCTLJ | V   | 6 | 5 | Procedure Call                            |
|       | PID    | 000211 | GEN  | INT   | SR  | - | - | Position for Integer Divide               |
|       | PIDA   | 000115 | GEN  | INT   | V   | - |   | Position for Integer Divide               |
|       | PIDL   | 000305 | GEN  | INT   | V   | - |   | Position for Integer Divide               |
|       | PIM    | 000205 | GEN  | INT   | SR  | - | _ | Position after Multiply                   |

| R<br> | Mnem                    | Opcode | Form | Func  | M<br> | С<br> | <u> </u> | Description                                 |
|-------|-------------------------|--------|------|-------|-------|-------|----------|---|
|       | PIMA                    | 000015 | GEN  | INT   | V     | 3     | 5        | Position after Multiply                     |
|       | PIML                    | 000301 | GEN  | INT   | V     | З     | 5        | Position after Multiply Long                |
|       | PRIN                    | 000611 | GEN  | PCTLJ | V     | 7     | 6        | Procedure Return                            |
| R     | PILB                    | 000064 | GEN  | MCTL  | V     | 6     | 5        | Purge TLB                                   |
|       | QFAD                    | 522    | MR   | FLPT  | V     | З     | 5        | Quad Precision Floating Add                 |
|       | QFCM                    | 140570 | GEN  | FLPT  | V     | 3     | 5        | Quad Precision Floating<br>Complement       |
|       | QFCS                    | 526    | MR   | FLPT  | V     | 6     | 5        | Quad Precision Floating<br>Compare and Skip |
|       | QFDV                    | 525    | MR.  | FLPT  | V     | 3     | 5        | Quad Precision Floating<br>Divide           |
|       | QFLD                    | 520    | MR.  | FLPT  | V     | -     | -        | Quad Precision Floating<br>Load             |
|       | QFLX                    | 67     | MR   | FLPT  | V     | -     | -        | Quad Precision Floating<br>Load Index       |
|       | QFMP                    | 524    | MR   | FLPT  | V     | 3     | 5        | Quad Precision Floating<br>Multiply         |
|       | QFSB                    | 523    | MR.  | FLPT  | V     | 3     | 5        | Quad Precision Floating<br>Subtract         |
|       | QFST                    | 521    | MR   | FLPT  | V     | -     | -        | Quad Precision Floating<br>Store            |
|       | <b>ଭ୍</b> ଆ <b>N</b> ଭୂ | 140572 | GEN  | FLPT  | V     | 3     | 5        | Quad to Integer, in Quad<br>Convert         |
|       | QIQR                    | 140573 | GEN  | FLPT  | V     | 3     | 5        | Quad to Integer, in Quad<br>Convert Rounded |
|       | RBQ                     | 141715 | AP   | QUEUE | V     | -     | 7        | Remove Entry from Bottom of<br>Queue        |
|       | RCB                     | 140200 | GEN  | KEYS  | SRV   | 8     | -        | Reset CBIT to O                             |
| R     | RMC                     | 000021 | GEN  | INIGY | SRV   |       |          | Reset Machine Check Flag<br>to O            |
|       | RRST                    | 000717 | AP   | MCTL  | V     | -     | -        | Restore Registers                           |
|       | RSAV                    | 000715 | AP   | MCTL  | V     | -     | -        | Save Registers                              |
|       | RTQ                     | 141714 | AP   | QUEUE | V     | -     | 7        | Remove Entry from Top of<br>Queue           |
| R     | RTS                     | 000511 | GEN  | MCIL  | V     | -     | -        | Reset Time Slice                            |
|       | SIA                     | 140110 | GEN  | INT   | SRV   | 2     | 1        | Subtract 1 from A                           |
|       | S2A                     | 140310 | GEN  | INT   | SRV   | 2     | 1        | Subtract 2 from A                           |
|       | SAR                     | 10026X | GEN  | SKIP  | SRV   | -     | -        | Skip on A Register Bit Reset<br>to O        |
|       | SAS                     | 10126X | GEN  | SKIP  | SRV   | -     | -        | Skip on A Register Bit Set<br>to 1          |
|       | SBL                     | 07 03  | MR   | INT   | V     | 2     | 1        | Subtract Long                               |
|       | SCB                     | 140600 | GEN  | KEYS  | SRV   | 5     | _        | Set CBIT to 1                               |
|       | SGL                     | 000005 | GEN  | INT   | SR    | _     | _        | Enter Single Precision Mode                 |
|       | SGT                     | 100220 | GEN  | SKIP  | SRV   | -     | _        | Skip on A Greater Than O                    |
|       | SKP                     | 100000 | GEN  | SKIP  | SRV   | _     |          | Skip  |
| R     | SKS                     | 34     | PIO  | IO    | SR    |       | -        | Skip on Condition Satisfied                 |

ی ہے۔ بین جب جب سے میں جب مند خت خت خت دی ہے جب ک

| R | Mnem   | Opcode | Form | Func  | М   | С | œ  | Description                       |
|---|--------|--------|------|-------|-----|---|----|-----------------------------------|
|   | SLE    | 101220 | GEN  | SKIP  | SRV | _ | _  | Skip on A Less Than or Equal      |
|   | SLN    | 101100 | GEN  | SKTP  | SRV | _ | _  | Skin on LSB of A Nongoro          |
|   | SLZ    | 100100 | GEN  | SKTP  | SRV | _ | _  | Skip on LSB of A Zero             |
|   | SMCR   | 100200 | GEN  | TNTGY | SRV | _ | _  | Skin on Machine Check Reset       |
|   |        |        |      |       |     |   |    | to 0                              |
|   | SMCS   | 101200 | GEN  | INIGY | SRV | - | -  | Skip on Machine Check Set<br>to 1 |
|   | SMI    | 101400 | GEN  | SKIP  | SRV | - | _  | Skip on A Minus                   |
|   | SNZ    | 101040 | GEN  | SKIP  | SRV | _ |    | Skip on A Nonzero                 |
|   | SPL    | 100400 | GEN  | SKIP  | SRV | - | -  | Skip on A Plus                    |
|   | SRC    | 100001 | GEN  | SKIP  | SRV | - | -  | Skip on CBIT Reset to O           |
|   | SSC    | 101001 | GEN  | SKIP  | SRV | - | -  | Skip on CBIT Set to 1             |
|   | SSM    | 140500 | GEN  | INT   | SRV |   |    | Set Sign of A Minus               |
|   | SSP    | 140100 | GEN  | INT   | SRV |   | -  | Set Sign of A Plus                |
|   | SSSN   | 040310 | GEN  | MCTL  | V   | 6 | 5  | Store System Serial Number        |
|   | STA    | 04     | MR   | MOVE  | SRV | _ | -  | Store A into Memory               |
|   | STAC   | 001200 | AP   | MOVE  | V   | _ | 7  | Store A Conditionally             |
|   | STC 0  | 001322 | CHAR | CHAR  | v   | _ | .7 | Store Character                   |
|   | STC 1  | 001332 | CHAR | CHAR  | v   | _ | 7  | Store Character                   |
|   | STEX   | 001315 | GEN  | PCTLJ | v   | 6 | 5  | Stack Extend                      |
|   | STFA O | 001320 | AP   | FIED  | v   | _ | _  | Store FAR 0                       |
|   | STFA 1 | 001330 | AP   | FIRID | v   | _ | _  | Store FAR 1                       |
|   | STL    | 04 03  | MR   | MOVE  | v   | _ | _  | Store Long                        |
|   | STIC   | 001204 | AP   | MOVE  | v   | _ | 7  | Store I. Conditionally            |
| Ρ | STLR   | 03 01  | MR   | MOVE  | v   | _ | 5  | Store I. into Addressed           |
| - |        |        |      | 1.012 | •   |   | U  | Register                          |
| R | STPM   | 000024 | GEN  | MCTL  | V   | _ | -  | Store Processor Model Number      |
|   | STIM   | 000510 | GEN  | MCIL  | V   | 6 | 5  | Store Process Timer               |
|   | STX    | 15     | MR   | MOVE  | SRV | - | -  | Store X                           |
|   | STY    | 35 02  | MR   | MOVE  | V   | - | -  | Store Y                           |
|   | SUB    | 07     | MR   | INT   | SRV | 2 | 1  | Subtract                          |
|   | SVC    | 000505 | GEN  | PCTLJ | SRV | - | -  | Supervisor Call                   |
|   | SZE    | 100040 | GEN  | SKIP  | SRV | - | -  | Skip on A Zero                    |
|   | TAB    | 140314 | GEN  | MOVE  | V   | - | -  | Transfer A to B                   |
|   | TAK    | 001015 | GEN  | KEYS  | V   | 7 | 6  | Transfer A to Keys                |
|   | TAX    | 140504 | GEN  | MOVE  | V   | - | _  | Transfer A to X                   |
|   | TAY    | 140505 | GEN  | MOVE  | V   | _ | -  | Transfer A to Y                   |
|   | TBA    | 140604 | GEN  | MOVE  | V   |   | -  | Transfer B to A                   |
|   | TCA    | 140407 | GEN  | INT   | SRV | 2 | 1  | Two's Complement A                |
|   | TCL    | 141210 | GEN  | INT   | V   | 2 | 1  | Two's Complement Long             |
|   | TFLL O | 001323 | GEN  | FIELD | V   | - |    | Transfer FIR 0 to L               |
|   | TFLL 1 | 001333 | GEN  | FIELD | V   | _ | -  | Transfer FIR 1 to L               |
|   | TKA    | 001005 | GEN  | KEYS  | v   | _ | _  | Transfer Keys to A                |
|   | TLFL O | 001321 | GEN  | FIED  | V   | _ | _  | Transfer L to FIR O               |
|   | TLFL 1 | 001331 | GEN  | FIELD | v   | _ | _  | Transfer I, to FIR 1              |
|   | TSIQ   | 141757 | AP   | QUEUE | V   | _ | 7  | Test Queue                        |
|   |        |        |      |       |     |   |    | -                                 |

# Table C-1 (continued) S, R, V Mode Instruction Summary

\_\_\_\_\_

| R | Mnem | Opcode | Form | Func  | M   | С | œ | Description                                     |
|---|------|--------|------|-------|-----|---|---|---|
|   | TXA  | 141034 | GEN  | MOVE  | V   | _ |   | Transfer X to A                                 |
|   | TYA  | 141124 | GEN  | MOVE  | V   |   | - | Transfer Y to A                                 |
| R | WAIT | 000315 | AP   | PRCEX | V   | - |   | Wait  |
|   | XAD  | 001100 | DECI | DECI  | V   | 3 | 1 | Decimal Add                                     |
|   | XBID | 001145 | DECI | DECI  | V   | 3 | 5 | Binary to Decimal Conversion                    |
|   | XCA  | 140104 | GEN  | MOVE  | SRV | - | _ | Exchange and Clear A                            |
|   | XCB  | 140204 | GEN  | MOVE  | SRV | - |   | Exchange and Clear B                            |
|   | XCM  | 001102 | DECI | DECI  | V   | - | 1 | Decimal Compare                                 |
|   | XDIB | 001146 | DECI | DECI  | V   | 3 | 5 | Decimal to Binary Conversion                    |
|   | XDV  | 001107 | DECI | DECI  | V   | З | 5 | Decimal Divide                                  |
|   | XEC  | 01 02  | MR   | PCTLJ | RV  | - | - | Execute   |
|   | XED  | 001112 | DECI | DECI  | V   | — |   | Numeric Edit                                    |
|   | XMP  | 001104 | DECI | DECI  | V   | З | 1 | Decimal Multiply                                |
|   | XMV  | 001101 | DECI | DECI  | V   | 3 | 1 | Decimal Move                                    |
|   | ZCM  | 001117 | CHAR | CHAR  | V   | 6 | 7 | Compare Character Field                         |
|   | ZED  | 001111 | CHAR | CHAR  | V   | - | _ | Character Field Edit                            |
|   | ZFIL | 001116 | CHAR | CHAR  | V   | 6 | 5 | Fill Field With Character                       |
|   | ZMV  | 001114 | CHAR | CHAR  | V   | 6 | 5 | Move Character Field                            |
|   | ZMVD | 001115 | CHAR | CHAR  | V   | 6 | 5 | Move Characters Between<br>Equal Length Strings |
|   | ZTRN | 001110 | CHAR | CHAR  | V   | _ | - | Character String Translate                      |

| A MEM       Opcode       RI       Form       Func       C       CC       Description         ABQ       134       AP       QUEUE       -       7       Add Fullword         ACP       55       RI GR       GTTR       -       Add C Pointer         ALTR       014       RGEN INT       2       1       Add Halfword         AH       12       RI       MRGR INT       2       1       Add Halfword         AH       12       RI       MRGR CFR       2       1       Add R to FAR 0         ARFA 0       161       RGEN FIELD       -       -       Add R to FAR 1         ARGT       000605       GEN POTLJ 6       5       Argument Transfer         ATQ       135       AP       QUEUE       -       7       Add Entry to Top of Queue         BCSE       141605       BRAN BRAN       -       Branch on Codition Code GE       BCS         BCT       141604       BRAN BRAN       -       Branch on Codition Code IF         BCT       141604       BRAN BRAN       -       Branch on Codition Code IF         BCT       141604       BRAN BRAN       -       Branch on F Greater Than or         BCR  |       |        |        |    |          |          |   |   |                               |
|--|-------|--------|--------|----|----------|----------|---|---|-------------------------------|
| A       C2       RI       MRCE       INT       2       1       Add Fullword         ARQ       134       AP       QUEUE       -       7       Add Entry to Bottom of Queue         ACP       55       RI       GR <ctr< td="">       -       Add C Pointer         AILR       014       RGEN INT       2       1       Add LINK to R         AH       12       RI       MRCR INT       2       1       Add Indirect Pointer         ARFA       0       161       RGEN FIELD       -       -       Add R to FAR 0         ARFA       171       RGEN FIELD       -       -       Add R to FAR 1         ARGT       000605       GEN FIELD       -       Branch on Condition Code EQ         BCSQ       141602       BRAN BEAN       -       Branch on Condition Code IE         BCT       141605       BRAN BRAN       -       Branch on Condition Code IE         BCT       141604       BRAN BRAN       -       Branch on Condition Code IE         BCT       141603       BRAN BRAN       -       Branch on Condition Code IE         BCT       141604       BRAN BRAN       -       Branch on F Greater Than or         ECT       141705<td>R<br/></td><td>mnem</td><td></td><td>RT</td><td>Form</td><td>Func</td><td></td><td></td><td>Description</td></ctr<>                                       | R<br> | mnem   |        | RT | Form     | Func     |   |   | Description                   |
| AEQ       134       AP       QUEUE       -7       Add Entry to Bottom of Queue         ACP       55       RI       GR       CPTR       -       Add LINK to R         ALLR       014       MEGR       INT       2       1       Add LINK to R         ALP       75       MRGR       GRR       2       1       Add Halfword         ALP       0       161       MEGR       FIELD       -       Add R to FAR 0         ARFA       161       MEGR       FIELD       -       Add R to FAR 0         ARFA       1171       REEN FIELD       -       Add R to FAR 0         ARFA       135       AP       QUEUE       -       7       Add Entry to Top of Queue         BCSQ       141602       ERAN FRAN       -       Branch on Condition Code EG       BOGF         BCT       141601       ERAN FRAN       -       Branch on Condition Code IE       BC         BCT       141603       ERAN FRAN       -       Branch on Condition Code IE       BC         BCR       141705       ERAN RAN       -       Branch on CBT Rest to 1       BC         BCR       141704       ERAN FRAN       -       Branch on F Greater Than or  |       | Α      | 02     | RI | MRGR     | INT      | 2 | 1 | Add Fullword                  |
| ACP       55       RI       GR       CTTR       -       -       Add LDNK to R         ALLR       014       RERN INT       2       1       Add Halfword         ALP       75       MGR GRR       2       1       Add Halfword         ALP       75       MGR GRR       2       1       Add Indirect Pointer         ARFA 0       161       REEN FIELD       -       Add R to FAR 1         ARGT       000605       GEN FULLJ       6       5       Argument Transfer         ATQ       135       AP       QUEUE       -       7       Add Entry to Top of Queue         BCSE       141602       BRAN BRAN       -       Branch on Condition Code GE       BOGT         BCT       141603       BRAN BRAN       -       Branch on Condition Code IE       BCLT         BCR       141603       BRAN BRAN       -       Branch on Colition Code IE       BCLT         BCR       141704       BRAN BRAN       -       Branch on Colition Code IE       BCLT         BCR       141704       BRAN BRAN       -       Branch on Colition Code IE       BCLT         BCR       141704       BRAN BRAN       -       Branch on F Equeat to 0       BCLT   |       | ABQ    | 134    |    | AP       | QUEUE    | - | 7 | Add Entry to Bottom of Queue  |
| AILR       0.14       REM       NHT       2       1       Add LiNk to R         AH       12       RI       MRGR       INT       2       1       Add Indirect Pointer         ARFA       0       161       REM       FIELD       -       -       Add R to FAR 0         ARFA       1       171       RGEN       FIELD       -       -       Add R to FAR 0         ARFA       1       171       RGEN       FIELD       -       -       Add R to FAR 0         ARFA       1       161       REAN       FIELD       -       -       Add R to FAR 0         ARFA       1       ARGE       COUCOS       GENN       FRAN       -       Branch on Condition Code EQ         BCEQ       141601       BRAN       BRAN       -       Branch on Condition Code IE         BCIE       141604       BRAN       BRAN       -       Branch on Codition Code IE         BCR       141704       BRAN       BRAN       -       Branch on Codition Code IE         BCR       141704       BRAN       BRAN       -       Branch on CBIT Seet to 1         BFFE       125       IBRN       BRAN       -       Branch on F Greater Tha   |       | ACP    | 55     | RI | GR       | CPTR     | - | - | Add C Pointer                 |
| AH       12       RI       MRGR       INT       2       1       Add Halfword         AIP       75       MRGR       GRR       2       1       Add Indirect Pointer         ARFA 0       161       RCEN       FIELD       -       -       Add R to FAR 0         ARFA 1       171       RCEN       FIELD       -       -       Add R to FAR 0         ARFA 1       171       RCEN       FIELD       -       -       Add Entry to Top of Queue         BCEQ       141602       ERAN       ERAN       -       Branch on Condition Code EQ         BCEE       141601       ERAN       ERAN       -       Branch on Condition Code IE         BCILE       141604       ERAN       ERAN       -       Branch on Condition Code IE         BCILT       141603       ERAN       ERAN       -       Branch on CBIT Setto 1         BCR       141705       ERAN       ERAN       -       Branch on CBIT Setto 1         BCR       141704       ERAN       RAN       -       Branch on F Greater Than or         Equal to 0       EFGE       125       IERN       RAN       4       Branch on F Iess Than 0         EFTIT       124  |       | ADLR   | 014    |    | RGEN     | INT      | 2 | 1 | Add LINK to R                 |
| AIP       75       MEGR       GER       2       1       Add Indirect Pointer         ARFA 0       161       RGEN       FIELD       -       -       Add R to FAR 0         ARFA 1       171       RGEN       FIELD       -       -       Add R to FAR 1         ARGT       COO605       GEN       PCILJ       6       5       Argument Transfer         ATQ       135       AP       QUEUE       -       7       Add Entry to Top of Queue         BCEE       141602       BRAN       ERAN       -       Branch on Condition Code EQ         BCTT       141601       BRAN       BRAN       -       Branch on Condition Code IE         BCTT       141604       BRAN       BRAN       -       Branch on Condition Code IE         BCT       141603       BRAN       BRAN       -       Branch on Collition Code IE         BCR       141705       BRAN BRAN       -       Branch on Collition Code IE       BCLT         BCR       141704       BRAN BRAN       -       Branch on CBIT Setto 1       BFS         BFE       122       IBRN BRAN       -       4       Branch on F Greater Than 0         BFTT       121       IBRN BRAN   |       | AH     | 12     | RI | MRGR     | INT      | 2 | 1 | Add Halfword                  |
| ARFA 0       161       RGEN       FIELD       -       Add R to FAR 0         ARGT 1       171       RGEN       FIELD       -       Add R to FAR 1         ARGT       135       AP       QUEUE       -       Add Entry to Top of Queue         BCGQ       141602       BRAN       BRAN       -       Branch on Condition Code GE         BCGT       141601       BRAN       BRAN       -       Branch on Condition Code GI         BCLE       141600       BRAN       BRAN       -       Branch on Condition Code IE         BCLI       141600       BRAN       BRAN       -       Branch on Condition Code III         BCNE       141603       BRAN       BRAN       -       Branch on Condition Code III         BCR       141705       BRAN       BRAN       -       Branch on CBIT Reset to 0         BCS       141704       BRAN       BRAN       -       Branch on F Equal to 0         BFGE       125       IERN       BRAN       -       Branch on F Creater Than 0         BFLE       120       IERN       BRAN       -       Branch on F Iess Than 0         BFLE       120       IERN       BRAN       -       Branch on F Not Equal to 0     <  |       | AIP    | 75     |    | MRGR     | GRR      | 2 | 1 | Add Indirect Pointer          |
| ARFA 1       171       RGEN       FIELD       -       Add R to FAR 1         ARGT       000605       GEN       FCTLJ       6       5       Argument Transfer         ATQ       135       AP       QUEUE       -7       Add Entry to Top of Queue         BCEQ       141602       ERAN       ERAN       ERAN       Fanch on Condition Code EQ         BCGE       141601       ERAN       ERAN       Fanch on Condition Code GT         BCLE       141600       ERAN       ERAN       -       Branch on Condition Code II         BCR       141604       ERAN       ERAN       Eranch on Condition Code II       BCNE         BCR       141603       ERAN       ERAN       Fanch on Condition Code II       BCNE         BCR       141705       ERAN       BRAN       -       Branch on CBIT Set to 1       BFRQ         BCS       141704       ERAN       ERAN       FAN       -       Branch on F Greater Than O         BFGE       120       IERN       BRAN       -       4       Branch on F Decess Than O         BFLE       120       IERN       BRAN       -       4       Branch on F Decess Than O         BFLE       120       IERN   |       | ARFA O | 161    |    | RGEN     | FIELD    | - | _ | Add R to FAR O                |
| ARCT       000605       GEN       PCILJ       6       5       Argument Transfer         ATQ       135       AP       QUEUE       7       Add Entry to Top of Queue         BCEE       141602       ERAN       BRAN       -       Branch on Condition Code EQ         BCGE       141601       ERAN       ERAN       Eranch on Condition Code GE         BCLE       141601       ERAN       ERAN       -       Branch on Condition Code IE         BCLE       141604       ERAN       ERAN       Franch on Condition Code IE         BCLE       141603       ERAN       ERAN       Franch on Condition Code IE         BCR       141705       ERAN       ERAN       Franch on Condition Code IE         BCR       141705       ERAN       ERAN       Franch on Condition Code IE         BCR       141705       ERAN       ERAN       Franch on Condition Code IE         BCR       141705       ERAN       ERAN       Franch on Condition Code IE         BCR       141704       ERAN       ERAN       Franch on F Equal to 0         BFE       122       IERN       ERAN       4       Branch on F Iess Than or         Equal to 0       EFTI       124       IERN   |       | ARFA 1 | 171    |    | RGEN     | FIELD    | _ | - | Add R to FAR 1                |
| ATQ       135       AP       QUEUE       -       7       Add Entry to Top of Queue         BCEQ       141602       BRAN       BRAN       FRAN       -       Branch on Condition Code GE         BCGT       141601       BRAN       BRAN       FRAN       BRAN       -       Branch on Condition Code GE         BCLE       141601       BRAN       BRAN       FRAN       BRAN       -       Branch on Condition Code LE         BCLE       141603       BRAN       BRAN       -       Branch on Condition Code LE         BCLT       141603       BRAN       BRAN       -       Branch on Condition Code LE         BCR       141705       BRAN       BRAN       -       Branch on CBIT Reset to 0         BCS       141704       BRAN       BRAN       -       Branch on F Equal to 0         BFGE       125       IBRN       BRAN       -       4       Branch on F Icess Than 0         BFGT       121       IBRN       BRAN       -       4       Branch on F Icess Than 0         BFLT       124       IBRN       BRAN       -       4       Branch on F Icess Than 0         BFLT       124       IBRN       BRAN       -       Branch on F Ic   |       | ARGT   | 000605 |    | GEN      | PCTLJ    | 6 | 5 | Argument Transfer             |
| BCEQ       141602       BRAN       HRAN       -       Branch on Condition Code EQ         BCGE       141601       BRAN       BRAN       -       Branch on Condition Code GE         BCLE       141601       BRAN       BRAN       -       Branch on Condition Code GE         BCLE       141601       BRAN       BRAN       -       Branch on Condition Code IE         BCLE       141604       BRAN       BRAN       -       Branch on Condition Code IE         BCR       141603       BRAN       BRAN       -       Branch on Condition Code IE         BCR       141705       BRAN       BRAN       -       Branch on Condition Code NE         BCR       141705       BRAN       BRAN       -       Branch on CBIT Reset to 0         BCS       141704       BRAN       BRAN       -       Branch on F Greater Than or         Equal to 0       BFGE       125       IERN BRAN       -       4       Branch on F Iess Than or         Equal to 0       BFNE       123       IERN BRAN       -       4       Branch on F Not Equal to 0         BFNE       123       IERN BRAN       -       Branch on r Decremented by 1       1         BHD1       144       IERN  |       | ATQ    | 135    |    | AP       | QUEUE    | - | 7 | Add Entry to Top of Queue     |
| BCGE       141605       BRAN       BRAN       -       Branch on Condition Code GT         BCLE       141601       BRAN       BRAN       -       Branch on Condition Code GT         BCLE       141604       BRAN       BRAN       -       Branch on Condition Code IF         BCLT       141604       BRAN       BRAN       -       Branch on Condition Code IF         BCNE       141603       BRAN       BRAN       -       Branch on Condition Code IF         BCNE       141705       BRAN       BRAN       -       Branch on Condition Code IF         BCR       141705       BRAN       BRAN       -       Branch on Condition Code IF         BCR       141705       BRAN       BRAN       -       Branch on CBIT Set to 1         BFFE       122       IERN       BRAN       -       4       Branch on F Greater Than O         BFGE       123       IERN       BRAN       -       4       Branch on F Mot Equal to 0         BFIT       124       IERN       BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IERN       BRAN       -       Branch on F Iers Than 0       0         BHD2       145       I  |       | BCEQ   | 141602 |    | BRAN     | BRAN     |   | _ | Branch on Condition Code EQ   |
| BCGT       141601       BRAN       BRAN       -       Branch on Condition Code GT         BCLE       141600       BRAN       BRAN       -       Branch on Condition Code LE         BCLT       141603       BRAN       BRAN       -       Branch on Condition Code LE         BCNE       141603       BRAN       BRAN       -       Branch on Condition Code IE         BCN       141603       BRAN       BRAN       -       Branch on Condition Code IE         BCR       141705       BRAN       BRAN       -       Branch on CBIT Reset to 0         BCS       141704       BRAN       BRAN       -       Branch on CBIT Set to 1         BFEQ       122       IERN       BRAN       -       4       Branch on F Equal to 0         BFGT       121       IERN       BRAN       -       4       Branch on F Less Than or         Equal to 0       BFLE       120       IBRN BRAN       -       4       Branch on F Not Equal to 0         BFNE       123       IBRN BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IBRN BRAN       -       Branch on r Decremented by 1         BHD2       145       IBRN       BRAN <td></td> <td>BOGE</td> <td>141605</td> <td></td> <td>BRAN</td> <td>BRAN</td> <td>-</td> <td>_</td> <td>Branch on Condition Code GE</td>    |       | BOGE   | 141605 |    | BRAN     | BRAN     | - | _ | Branch on Condition Code GE   |
| BCLE       141600       ERAN       Condition       Code IF         BCNE       141603       ERAN       ERAN       ERAN       ERAN       ERAN       ERAN       Condition       Code IF         BCNE       141704       ERAN       ERAN       ERAN       ERAN       ERAN       Code IF       Eranch on Condition       Code IF       Eranch on F       Eranch erance   |       | BOGT   | 141601 |    | BRAN     | BRAN     |   | _ | Branch on Condition Code GT   |
| BCLT       141604       ERAN       A       Eranch on Condition Code       ET       ERAN       ERAN       ERAN       A       Branch on Condition Code       ER       ERAN       ERAN       A       Branch on F Eranch on Condition       Code       Eranch on F       Eranch eran   |       | BCLE   | 141600 |    | BRAN     | BRAN     | _ | _ | Branch on Condition Code LE   |
| BCNE141603BRANBRANERAN-Branch on Condition Code NEBCR141705BRANBRANBRAN-Branch on CBIT Reset to 0BCS141704BRANBRAN-Branch on CBIT Reset to 1BFEQ122IBRNBRAN-4Branch on F Equal to 0BrGT121IBRNBRANBFGT121IBRNBRAN-4Branch on F Greater Than 0BFTE120IBRNBRANBFTE120IBRNBRAN-4Branch on F Icess Than or<br>Equal to 0Equal to 0BFTI124IBRNBRAN-BFNE123IBRNBRAN-BEND144IBRNBRAN-BEND145IBRNBRAN-BEND145IBRNBRAN-BEND146IBRARAN-BEND146IBRABRAN-BEND146IBRABRAN-BEND146IBRABRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN-BEND112IBRNBRAN- <td></td> <td>BCLT</td> <td>141604</td> <td></td> <td>BRAN</td> <td>BRAN</td> <td>_</td> <td>-</td> <td>Branch on Condition Code LT</td>   |       | BCLT   | 141604 |    | BRAN     | BRAN     | _ | - | Branch on Condition Code LT   |
| BCR141705BRANBRANERAN-Branch on CBIT Reset to 0BCS141704BRANBRANBranch on CBIT Reset to 0BFEQ122IERNBRAN-4Branch on F Equal to 0BFGE125IERNBRAN-4Branch on F Equal to 0BFGE125IERNBRAN-4Branch on F Greater Than or<br>Equal to 0BFGT121IERNBRAN-4Branch on F Greater Than 0BFTL120IERNBRAN-4Branch on F Iess Than 0BFTL123IERNBRAN-4Branch on F Not Equal to 0BHD1144IERNBRAN-4Branch on r Decremented by 1BHD2145IERNBRAN-Branch on r Decremented by 2BHD4146IERABRAN-Branch on r Equal to 0BHEQ112IERNBRAN-Branch on r Greater Than or<br>Equal to 0BHCE115IERNBRAN-Branch on r Incremented by 4BHEQ112IERNBRAN-Branch on r Incremented by 1BH11140IERNBRAN-Branch on r Incremented by 2BH12141IERNBRAN-Branch on r Incremented by 2BH12111IERNBRAN-Branch on r Incremented by 2BH12110IERNBRAN-Branch on r Incremented by 4BH12 <td< td=""><td></td><td>BCNE</td><td>141603</td><td></td><td>BRAN</td><td>BRAN</td><td>_</td><td>_</td><td>Branch on Condition Code NE</td></td<>  |       | BCNE   | 141603 |    | BRAN     | BRAN     | _ | _ | Branch on Condition Code NE   |
| BCS       141704       BRAN       FRAN       -       Branch on CBIT Set to 1         BFEQ       122       IERN       BRAN       -       4       Branch on F Equal to 0         BFCE       125       IERN       BRAN       -       4       Branch on F Greater Than or Equal to 0         BFCT       121       IERN       BRAN       -       4       Branch on F Greater Than 0         BFLE       120       IERN       BRAN       -       4       Branch on F Greater Than 0         BFLE       120       IERN       BRAN       -       4       Branch on F Less Than 0         BFNE       123       IERN       BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IERN       BRAN       -       Branch on F Not Equal to 0         BHD2       145       IERN       BRAN       -       Branch on r Decremented by 1         BHD2       145       IERN       BRAN       -       Branch on r Greater Than or Equal to 0         BHD2       145       IERN       BRAN       -       Branch on r Greater Than or Equal to 0         BHC2       112       IERN       BRAN       -       Branch on r Greater Than or Equal to 0 <t< td=""><td></td><td>BCR</td><td>141705</td><td></td><td>BRAN</td><td>BRAN</td><td>_</td><td>_</td><td>Branch on CBTT Reset to 0</td></t<> |       | BCR    | 141705 |    | BRAN     | BRAN     | _ | _ | Branch on CBTT Reset to 0     |
| BFEQ122IBRNFRAN-4Branch on F Equal to 0BFGE125IBRNFRAN-4Branch on F Equal to 0BFGT121IBRNBRAN-4Branch on F Greater Than or<br>Equal to 0BFLE120IBRNBRAN-4Branch on F Greater Than 0BFLE120IBRNBRAN-4Branch on F Greater Than 0BFLE120IBRNBRAN-4Branch on F Greater Than 0BFNE123IBRNBRAN-4Branch on F Iess Than 0BFNE123IBRNBRAN-4Branch on F Iess Than 0BFNE123IBRNBRAN-4Branch on F Not Equal to 0BHD1144IBRNBRAN-Branch on r Decremented by 1BHD2145IBRNBRAN-Branch on r Decremented by 2BHD4146IBRNBRAN-Branch on r Greater Than or<br>Equal to 0BHC2112IBRNBRAN-Branch on r Greater Than or<br>Equal to 0BHC3111IBRNBRAN-Branch on r Incremented by 1BH11140IBRNBRAN-Branch on r Incremented by 2BH12141IBRNBRAN-Branch on r Incremented by 2BH14142IBRNBRAN-Branch on r Incremented by 2BH12141IBRNBRAN-Branch on r Incremented by 2BH   |       | BCS    | 141704 |    | BRAN     | BRAN     | _ | _ | Branch on CBTT Set to 1       |
| BFGE       125       IBRN       BRAN       -       4       Branch on F Greater Than or Equal to 0         BFUE       120       IBRN       BRAN       -       4       Branch on F Greater Than 0         BFLE       120       IBRN       BRAN       -       4       Branch on F Greater Than 0         BFLE       120       IBRN       BRAN       -       4       Branch on F Less Than 0         BFNE       123       IBRN       BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IBRN       BRAN       -       4       Branch on r Decremented by 1         BHD2       145       IBRN       BRAN       -       Branch on r Decremented by 2         BHD4       146       IBRA       BRAN       -       Branch on r Decremented by 4         BHD2       112       IBRN       BRAN       -       Branch on r Greater Than or Equal to 0         BHCE       115       IBRN       BRAN       -       4       Branch on r Greater Than or Equal to 0         BHC1       146       IBRA       BRAN       -       Branch on r Greater Than or Equal to 0         BHC2       111       IBRN BRAN       -       Branch on r Incremented by 1   |       | BFEQ   | 122    |    | IBRN     | BRAN     |   | 4 | Branch on F Equal to 0        |
| BFGT121IBRNBRAN-4Branch on F Greater Than 0BFLE120IBRNBRAN-4Branch on F Greater Than 0BFLE120IBRNBRAN-4Branch on F Iess Than or<br>Equal to 0BFLT124IBRNBRAN-4Branch on F Iess Than 0BFNE123IBRNBRAN-4Branch on F Not Equal to 0BHD1144IBRNBRAN-4Branch on r Decremented by 1BHD2145IBRNBRANBranch on r Decremented by 2BHD4146IBRNBRANBranch on r Decremented by 2BHD4146IBRNBRANBranch on r Greater Than or<br>Equal to 0BHCE112IBRNBRAN-4Branch on r Greater Than or<br>Equal to 0BHCE111IBRNBRAN-4Branch on r Greater Than or<br>Equal to 0BHCE111IBRNBRAN-4Branch on r Greater Than 0BH11140IBRNBRAN-Branch on r Incremented by 1BH12141IBRNBRAN-Branch on r Incremented by 2BH14142IBRNBRAN-Branch on r Incremented by 2BH14142IBRNBRAN-Branch on r Incremented by 4BH12111IBRNBRAN-Branch on r Incremented by 4BH14142IBRNBRAN  |       | BFGE   | 125    |    | IBRN     | BRAN     | _ | 4 | Branch on F Greater Than or   |
| BFGT       121       IBRN       BRAN       -       4       Branch on F Greater Than 0         BFLE       120       IBRN       BRAN       -       4       Branch on F Less Than or<br>Equal to 0         BFLT       124       IBRN       BRAN       -       4       Branch on F Not Equal to 0         BFNE       123       IBRN       BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IBRN       BRAN       -       4       Branch on F Decremented by 1         BHD2       145       IBRN       BRAN       -       Branch on r Decremented by 2         BHD4       146       IBRA       -       Branch on r Decremented by 2         BHD2       112       IBRN       BRAN       -       Branch on r Decremented by 4         BHD2       112       IBRN       BRAN       -       4       Branch on r Greater Than or<br>Equal to 0         BHC1       111       IBRN       BRAN       -       4       Branch on r Incremented by 1         BH11       140       IBRN       BRAN       -       Branch on r Incremented by 2         BH11       140       IBRN       BRAN       -       Branch on r Incremented by 2         <  |       |        |        |    |          |          |   | - | Found to 0                    |
| BFLE       120       IBRN       BRAN       -       4       Branch on F Less Than or<br>Equal to 0         BFLT       124       IBRN       BRAN       -       4       Branch on F Less Than 0         BFNE       123       IBRN       BRAN       -       4       Branch on F Not Equal to 0         BHD1       144       IBRN       BRAN       -       4       Branch on F Not Equal to 0         BHD2       145       IBRN       BRAN       -       Branch on r Decremented by 2         BHD2       145       IBRN       BRAN       -       Branch on r Decremented by 2         BHD4       146       IBRA       BRAN       -       Branch on r Decremented by 4         BHEQ       112       IBRN       BRAN       -       Branch on r Greater Than or<br>Equal to 0         BHE1       140       IBRN       BRAN       -       4       Branch on r Incremented by 1         BH11       140       IBRN       BRAN       -       4       Branch on r Incremented by 2         BH12       141       IBRN       BRAN       -       Branch on r Incremented by 2         BH12       141       IBRN       BRAN       -       Branch on r Incremented by 2         <  |       | BFGT   | 121    |    | IBRN     | BRAN     | _ | 4 | Branch on F Greater Than O    |
| BETLT124IERNERAN-4Branch on FLess Than OBFNE123IERNERAN-4Branch on FNot Equal to OBHD1144IERNERANBranch on rDecremented by 1BHD2145IERNERANBranch on rDecremented by 2EHD4146IERAERANBranch on rDecremented by 4EHEQ112IERNERANBranch on rEqual to OEHCE115IERNERAN-4Branch on rGreater Than or<br>Equal to OEHCT111IERNERAN-4Branch on rGreater Than or<br>Equal to OEHCT111IERNERAN-4Branch on r Incremented by 1BH11140IERNERAN-Branch on r Incremented by 2EH14142IERNERAN-Branch on r Incremented by 2EH14142IERNERAN-Branch on r Incremented by 4EHLE110IERNERAN-Branch on r Incremented by 4EHLE10IERNERAN-Branch on r Incremented by 4EHLE10IERNERAN<  |       | BFLE   | 120    |    | IBRN     | BRAN     |   | 4 | Branch on F Less Than or      |
| BFLT       124       IERN       ERAN       -       4       Branch on F Less Than 0         BFNE       123       IBRN       ERAN       -       4       Branch on F Not Equal to 0         BHD1       144       IBRN       ERAN       -       -       Branch on r Decremented by 1         BHD2       145       IBRN       ERAN       -       -       Branch on r Decremented by 2         BHD4       146       IERA       ERAN       -       -       Branch on r Decremented by 4         BHEQ       112       IERN       ERAN       -       -       Branch on r Decremented by 4         BHEQ       112       IERN       ERAN       -       4       Branch on r Decremented by 4         BHEQ       112       IERN       BRAN       -       4       Branch on r Greater Than or         Equal to 0       EMAT       111       IERN       BRAN       -       4       Branch on r Greater Than 0         BH11       140       IERN       BRAN       -       Branch on r Incremented by 1         BH12       141       IERN       BRAN       -       Branch on r Incremented by 2         BH14       142       IERN       BRAN       -       B  |       |        |        |    |          |          |   | - | Equal to 0                    |
| BFNE123IBRNBRAN-4Branch on FNot Equal to 0BHD1144IBRNBRAN-Branch on rDecremented by 1BHD2145IBRNBRAN-Branch on rDecremented by 2BHD4146IBRABRAN-Branch on rDecremented by 4BHEQ112IBRNBRAN-4Branch on rDecremented by 4BHEQ112IBRNBRAN-4Branch on rEqual to 0BHCE115IBRNBRAN-4Branch on rGreater Than or<br>Equal to 0BHCT111IBRNBRAN-4Branch on rGreater Than or<br>Equal to 0BH11140IBRNBRAN-4Branch on rIncremented by 1BH12141IBRNBRANBranch on rIncremented by 2BH14142IBRNBRAN-Branch on rIncremented by 2BH14142IBRNBRAN-Branch on rIncremented by 4BH12141IBRNBRAN-Branch on rIncremented by 4BH12141IBRNBRAN-Branch on rIncremented by 2BH14142IBRNBRAN-Branch on rIncremented by 4BH12111IBRNBRAN-Branch on rIncremented by 4BH12141IBRNBRAN-Branch on rIncremented by 4 <td></td> <td>BFLT</td> <td>124</td> <td></td> <td>IBRN</td> <td>BRAN</td> <td>_</td> <td>4</td> <td>Branch on F Less Than O</td>   |       | BFLT   | 124    |    | IBRN     | BRAN     | _ | 4 | Branch on F Less Than O       |
| HD1144IBRNBRAN-Branch on rDecremented by 1HD2145IBRNBRAN-Branch on rDecremented by 2HD4146IBRABRAN-Branch on rDecremented by 4HEQ112IBRNBRAN-4Branch on rDecremented by 4BHEQ112IBRNBRAN-4Branch on rDecremented by 4BHEQ112IBRNBRAN-4Branch on rGreater Than or<br>Equal to 0BHCE111IBRNBRAN-4Branch on rGreater Than 0BH11140IBRNBRANBranch on rIncremented by 1BH12141IBRNBRANBranch on rIncremented by 2BH14142IBRNBRANBranch on rIncremented by 2BH14142IBRNBRANBranch on rIncremented by 2BH14142IBRNBRANBranch on rIncremented by 4BH12141IBRNBRANBranch on rIncremented by 4BH14142IBRNBRAN-Branch on rIncremented by 4BH15110IBRNBRAN-Branch on rIncremented by 4BH15110IBRNBRAN-Branch on rIncremented by 4BH15113IBRNBRAN-4Branch on r  |       | BFNE   | 123    |    | IBRN     | BRAN     | _ | 4 | Branch on F Not Foual to O    |
| BHD2145IERNERANBranch on rDecremented by 2BHD4146IERAERANBranch on rDecremented by 4BHEQ112IERNERAN-4Branch on rDecremented by 4BHEQ112IERNERAN-4Branch on rDecremented by 4BHEQ112IERNERAN-4Branch on rDecremented by 4BHCE115IERNERAN-4Branch on rGreater Than or<br>Equal to 0BHI1140IERNERANBranch on rIncremented by 1BH12141IERNERANBranch on rIncremented by 2BH14142IERNERANBranch on rIncremented by 2BH14142IERNBRANBranch on rIncremented by 4BHLE110IERNBRANBranch on rIncremented by 4BHLE110IERNBRANBranch on rIncremented by 4BHLE110IERNBRANBranch on rIncremented by 4BHLT114IERNBRANBranch on rIncremented by 4BHLT114IERNBRAN-4Branch on rIncremented by 4BHNE113IERNBRAN-4Branch on rIncremented by 4BHEQ141   |       | BHD1   | 144    |    | IBRN     | BRAN     | _ | _ | Branch on r Decremented by 1  |
| BHD4146IERABRANBranch on rDecremented by 4BHEQ112IERNBRAN-4Branch on rDecremented by 4BHCE115IERNBRAN-4Branch on rEqual to 0BHCT111IERNBRAN-4Branch on rGreater Than or<br>Equal to 0BHCT111IERNBRAN-4Branch on rGreater Than 0BH11140IERNBRAN-Branch on rIncremented by 1BH12141IERNBRAN-Branch on rIncremented by 2BH14142IERNBRAN-Branch on rIncremented by 4BHLE110IERNBRAN-Branch on rIncremented by 4BHLE113IERNBRAN-Branch on rIncremented by 4BHNE113IERNBRAN-4Branch on rNot Equal to 0BLS141706BRANBRAN-Branch on LINK Reset to 0Incremented by 4BMEQ141602BRANBRAN-Branch on Magnitude Condition <td< td=""><td></td><td>BHD2</td><td>145</td><td></td><td>IBRN</td><td>BRAN</td><td>_</td><td>_</td><td>Branch on r Decremented by 2</td></td<>  |       | BHD2   | 145    |    | IBRN     | BRAN     | _ | _ | Branch on r Decremented by 2  |
| EHEQ112IERNERAN-4Branch on r Equal to 0EHGE115IERNERAN-4Branch on r Greater Than or<br>Equal to 0EHGT111IERNERAN-4Branch on r Greater Than 0EHGT111IERNERAN-4Branch on r Greater Than 0BHI1140IERNERANBranch on r Incremented by 1BHI2141IERNERANBranch on r Incremented by 2BHI4142IERNERANBranch on r Incremented by 4BHLE110IERNERAN-4Branch on r Incremented by 4BHLT114IERNERAN-4Branch on r Incremented by 4BHLT114IERNERAN-4Branch on r Incremented by 4BHLE110IERNERAN-4Branch on r Incremented by 4BHLE110IERNERAN-4Branch on r Incremented by 4BHLE110IERNERAN-4Branch on r Incremented by 4BHLE113IERNERAN-4Branch on r Incremented by 4BLS141707ERANBRAN-4Branch on r Not Equal to 0BLS141706ERANERAN-Branch on LINK Set to 1BMEQ141602ERANERAN-Branch on Magnitude ConditionEQEMCE141706ERANERAN  |       | BHD4   | 146    |    | IBRA     | BRAN     | _ | _ | Branch on r Decremented by 4  |
| EHGE115IERNERAN-4Branch on r Greater Than or<br>Equal to 0EHGT111IERNERAN-4Branch on r Greater Than 0EHI1140IERNERAN-4Branch on r Greater Than 0EHI2141IERNERANBranch on r Incremented by 1EHI2141IERNERANBranch on r Incremented by 2EHI4142IERNERANBranch on r Incremented by 4EHLE110IERNERAN-4Branch on r Less Than or<br>Equal to 0EHLT114IERNERAN-4Branch on r Not Equal to 0EHLT113IERNERAN-4Branch on r Not Equal to 0ELS141707ERANERAN-Branch on LINK Reset to 0ELS141706ERANERAN-Branch on Magnitude Condition<br>EQEMGE141706ERANERAN-Branch on Magnitude Condition   |       | BHEQ   | 112    |    | IBRN     | BRAN     | _ | 4 | Branch on r Equal to 0        |
| EHGT111IERNERAN-4Branch on r Greater Than 0EHGT111140IERNERANBranch on r Greater Than 0EHI1140IERNERANBranch on r Incremented by 1EH12141IERNERANBranch on r Incremented by 2EH14142IERNERANBranch on r Incremented by 4EHLE110IERNERANBranch on r Incremented by 4EHLE110IERNERAN-4Branch on r Incremented by 4EHLT114IERNERAN-4Branch on r Incremented by 4EHLE110IERNERAN-4Branch on r Less Than or<br>Equal to 0EHLT114IERNERAN-4Branch on r Not Equal to 0ELR141707ERANERAN-Branch on r Not Equal to 0ELS141706ERANERAN-Branch on LINK Reset to 1EMEQ141602ERANERAN-Branch on Magnitude Condition<br>EQEMCE141706ERANERAN-Branch on Magnitude Condition   |       | BHGE   | 115    |    | IBRN     | BRAN     | _ | 4 | Branch on r Greater Than or   |
| EHGT111IERNERAN-4Branch on r Greater Than 0EHI1140IERNERANBranch on r Incremented by 1EH12141IERNERANBranch on r Incremented by 2EH14142IERNERANBranch on r Incremented by 4EHLE110IERNERANBranch on r Incremented by 4EHLE110IERNBRAN-4Branch on r Less Than or<br>Equal to 0EHLT114IERNERAN-4Branch on r Less Than 0EHNE113IERNBRAN-4Branch on r Not Equal to 0ELS141707ERANBRAN-Branch on LINK Reset to 0ELS141706ERANERAN-Branch on Magnitude ConditionEMCE141602ERANERAN-Branch on Magnitude ConditionEMCE141706ERANERAN-Branch on Magnitude Condition  |       |        |        |    |          |          |   | - | Equal to 0                    |
| BHI1       140       IBRN       BRAN       -       Branch on r Incremented by 1         BHI2       141       IBRN       BRAN       -       Branch on r Incremented by 2         BHI4       142       IBRN       BRAN       -       Branch on r Incremented by 2         BHI4       142       IBRN       BRAN       -       Branch on r Incremented by 4         BHLE       110       IBRN       BRAN       -       Branch on r Incremented by 4         BHLE       110       IBRN       BRAN       -       Branch on r Incremented by 4         BHLE       110       IBRN       BRAN       -       4       Branch on r Incremented by 4         BHLE       110       IBRN       BRAN       -       4       Branch on r Incremented by 4         BHLE       110       IBRN       BRAN       -       4       Branch on r Less Than or         Equal to 0       EHLT       114       IBRN       BRAN       -       4       Branch on r Not Equal to 0         BLS       141707       BRAN       BRAN       -       Branch on LINK Reset to 1       1         BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition <td< td=""><td></td><td>BHGT</td><td>111</td><td></td><td>IBRN</td><td>BRAN</td><td>_</td><td>4</td><td>Branch on r Greater Than O</td></td<>            |       | BHGT   | 111    |    | IBRN     | BRAN     | _ | 4 | Branch on r Greater Than O    |
| BHI2141IERNBRANBranch on rIncremented by 2BH14142IERNBRANBranch on rIncremented by 4BH14142IERNBRANBranch on rIncremented by 4BHLE110IERNBRAN-4Branch on rIncremented by 4BHLE110IERNBRAN-4Branch on rIncremented by 4BHLE110IERNBRAN-4Branch on rIncremented by 4BHLE113IERNBRAN-4Branch on rIncremented by 4BHNE113IERNBRAN-4Branch on rIncremented by 6BLR141707BRANBRANBranch on rIncremented by 6BMEQ141602BRANBRANBranch on LINK Set to 1EQBMGE141706BRANBRANBranch on Magnitude ConditionGE   |       | BHI1   | 140    |    | TBRN     | BRAN     | _ | _ | Branch on r Incremented by 1  |
| BH14142IERNBRANBranch on r Incremented by 2BH14142IERNBRAN-4Branch on r Incremented by 4BHLE110IBRNBRAN-4Branch on r Incremented by 4BHLT114IBRNBRAN-4Branch on r Less Than or<br>Equal to 0BHNE113IBRNBRAN-4Branch on r Less Than 0BHNE113IBRNBRAN-4Branch on r Not Equal to 0BLR141707BRANBRAN-Branch on LINK Reset to 0BLS141706BRANBRAN-Branch on Magnitude ConditionEMCE141706BRANBRAN-Branch on Magnitude ConditionEMCE141706BRANBRAN-Branch on Magnitude Condition  |       | BHI2   | 141    |    | TBRN     | BRAN     | _ | _ | Branch on r Incremented by 2  |
| BHLE       110       IERN       BRAN       -       4       Branch on r Less Than or Equal to 0         BHLT       114       IERN       BRAN       -       4       Branch on r Less Than 0         BHNE       113       IERN       BRAN       -       4       Branch on r Not Equal to 0         BLR       141707       BRAN       BRAN       -       4       Branch on r Not Equal to 0         BLS       141706       BRAN       BRAN       -       Branch on LINK Reset to 1         BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition   |       | BHI4   | 142    |    | TBRN     | BRAN     |   | _ | Branch on r Incremented by 4  |
| ENERGY       HARN       HARN       HARN       Harn       Hermiter       Equal to 0         Equal to 0       Equal to 0       Equal to 0       Equal to 0       Equal to 0         EHLT       113       IERN       ERAN       - 4       Branch on r Less Than 0         ELR       141707       ERAN       ERAN       - 4       Branch on r Not Equal to 0         ELS       141706       ERAN       ERAN       - Branch on LINK Reset to 1         EMEQ       141602       ERAN       ERAN       - Branch on Magnitude Condition         EQ       EMCE       141706       ERAN       ERAN       - Branch on Magnitude Condition   |       | BHLE   | 110    |    | TBRN     | BRAN     | _ | 4 | Branch on r Loss Than or      |
| BHLT       114       IBRN       BRAN       -       4       Branch on r Less Than 0         BHNE       113       IBRN       BRAN       -       4       Branch on r Not Equal to 0         BLR       141707       BRAN       BRAN       -       -       Branch on LINK Reset to 0         BLS       141706       BRAN       BRAN       -       -       Branch on LINK Set to 1         BMEQ       141602       BRAN       BRAN       -       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       -       Branch on Magnitude Condition   |       |        |        |    |          |          |   | - | Equal to 0                    |
| BHNE       113       IBRN       BRAN       -       4       Branch on r Not Equal to 0         BLR       141707       BRAN       BRAN       -       Branch on I.INK Reset to 0         BLS       141706       BRAN       BRAN       -       Branch on I.INK Reset to 1         BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EQ       BMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition   |       | BHLT   | 114    |    | TBRN     | BRAN     | _ | 4 | Branch on r Loss Than O       |
| BLR       141707       BRAN       BRAN       -       Branch on LINK Reset to 0         BLS       141706       BRAN       BRAN       -       Branch on LINK Reset to 1         BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition  |       | BHNE   | 113    |    | TBRN     | BRAN     | _ | 4 | Branch on r Not Faugl to 0    |
| BLS       141706       BRAN       BRAN       -       Branch on LINK Set to 1         BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMGE       141706       BRAN       BRAN       -       Branch on Magnitude Condition   |       | BLR    | 141707 |    | BRAN     | BRAN     | _ | _ | Branch on LINK Poset to 0     |
| BMEQ       141602       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         EMCE       141706       BRAN       BRAN       -       Branch on Magnitude Condition         GE   |       | BLS    | 141706 |    | RRAN     | RRAN     | _ | _ | Branch on ITNK Set to 1       |
| EMGE 141706 BRAN BRAN - Branch on Magnitude Condition<br>GE  |       | BMEG   | 141602 |    | RDAN     | RDAN     | _ |   | Branch on Magnitude Condition |
| BMGE 141706 BRAN BRAN Branch on Magnitude Condition<br>GE  |       |        |        |    | T4.6.774 | TALALITA |   |   | EQ                            |
| GE   |       | BMGE   | 141706 |    | BRAN     | BRAN     | - | - | Branch on Magnitude Condition |
|  |       |        |        |    |          |          |   |   | GE                            |

Table C-2 I Mode Instruction Summary

| <br>R | Mnem | Opcode            | RI | Form | Func  | С | œ | Description                                    |
|-------|------|-------------------|----|------|-------|---|---|--|
|       | BMGT | 141710            |    | BRAN | BRAN  |   | - | Branch on Magnitude Condition<br>GT            |
|       | BMLE | 141711            |    | BRAN | BRAN  | - | - | Branch on Magnitude Condition                  |
|       | BMLT | 141707            |    | BRAN | BRAN  | - | - | Branch on Magnitude Condition                  |
|       | BMNE | 141603            |    | BRAN | BRAN  | - | - | Branch on Magnitude Condition                  |
|       | BRBR | 040-077           |    | IBRN | BRAN  | - | - | Branch on Register Bit Reset<br>to 0           |
|       | BRBS | 000-037           |    | IBRN | BRAN  | - | - | Branch on Register Bit Set<br>to 1             |
|       | BBDI | 134               |    | TBRN | BRAN  | _ | _ | Branch on R Decremented by 1                   |
|       | RRD2 | 135               |    | TBRN | BRAN  | _ | _ | Branch on R Decremented by 1                   |
|       | BRD4 | 136               |    | TBRN | BRAN  | _ | _ | Branch on R Decremented by 4                   |
|       | BREQ | 102               |    | TBRN | BRAN  | _ | 4 | Branch on R Equal to 0                         |
|       | BRGE | 105               |    | IBRN | BRAN  | - | 4 | Branch on R Greater Than or<br>Equal to 0      |
|       | RDCT | 101               |    | TBRN | BRAN  | _ | 4 | Branch on R Greater Than 0                     |
|       | RRT1 | 130               |    | TBRN | BRAN  | _ | _ | Branch on R Incremented by 1                   |
|       | RDTO | 131               |    | TERN | BRAN  | _ | _ | Branch on R Incremented by 2                   |
|       | RDTA | 132               |    | TBRN | BRAN  | _ | _ | Branch on R Incremented by 4                   |
|       | BRLE | 100               |    | IBRN | BRAN  |   | 4 | Branch on R Less Than or<br>Equal to 0         |
|       | RDIT | 104               |    | TBRN | BRAN  | _ | 4 | Branch on R Less Than 0                        |
|       | RENE | 101               |    | TBRN | BRAN  |   | 4 | Branch on R Not Equal to 0                     |
|       | C    | 61                | RT | MRGR | TNT   | 1 | ī | Compare Fullword                               |
|       | CALF | 000705            |    | AP   | PCTLT | 6 | 5 | Call Fault Handler                             |
|       | CCP  | 45                | R  | GR.  | CPTR  | _ | ĩ | Compare C Pointer                              |
|       |      | <u>10</u><br>1026 |    | RGEN | BRAN  | 6 | 5 | Computed GOIO                                  |
|       | CH   | 71                | RT | MRGR | TNT   | ī | 1 | Compare Halfword                               |
|       | CHS  | 040               |    | RGEN | INT   | _ | _ | Change Sign                                    |
|       | CMH  | 045               |    | RGEN | LOGIC | _ | _ | Complement r                                   |
|       | CMR  | 044               |    | RGEN | LOGIC | _ | _ | Complement R                                   |
|       | CR   | 056               |    | RGEN | CLEAR |   | - | Clear R to O                                   |
|       | CRBL | 062               |    | RGEN | CLEAR |   | - | Clear R High Byte 1 Right                      |
|       | CRBR | 063               |    | RGEN | CLEAR |   | - | Clear R High Byte 2 Right                      |
|       | CRHL | 054               |    | RGEN | CLEAR | - | - | Clear R Left Halfword                          |
|       | CRHR | 055               |    | RGEN | CLEAR | _ | _ | Clear R Right Halfword                         |
|       | CSR  | 041               |    | RGEN | MOVE  | 5 | - | Copy Sign of R                                 |
|       | D    | 62                | RI | MRGR | INT   | 3 | 5 | Divide Fullword                                |
|       | DBLE | 106               |    | RGEN | FLPT  | - |   | Convert Single to Double<br>Precision Floating |
|       | DCP  | 160               |    | RGEN | CPTR  | - | - | Decrement C Pointer                            |
|       | DFA  | 15,17             | RI | MRFR | FLPT  | 3 | 5 | Double Precision Floating Add                  |
|       | DFC  | 05,07             | RI | MRFR | FLPT  | - | 1 | Double Precision Floating<br>Compare           |
|       |      |                   |    |      |       |   |   |  |

| R | Mnem      | Opcode | RI | Form | Func  | С | œ | Description                           |
|---|-----------|--------|----|------|-------|---|---|---------------------------------------|
|   | DFCM      | 144    |    | RGEN | FLPT  | 3 | 5 | Double Precision Floating             |
|   | DFD       | 31,33  | RI | MRFR | FLPT  | 3 | 5 | Double Precision Floating             |
|   | DFL       | 01,03  | RI | MRFR | FLPT  | - | - | Double Precision Floating             |
|   | DFM       | 25,27  | RI | MRFR | FLPT  | 3 | 5 | Double Precision Floating<br>Multiply |
|   | DFS       | 21.23  | RI | MRFR | FLPT  | 3 | 5 | Double Precision Floating<br>Subtract |
|   | DFST      | 11,13  |    | MRFR | FLPT  | - | - | Double Precision Floating<br>Store    |
|   | DH        | 72     | RI | MRGR | INT   | 3 | 5 | Divide Halfword                       |
|   | DH1       | 130    |    | RGEN | INT   | 2 | 1 | Decrement r by 1                      |
|   | DH2       | 131    |    | RGEN | INT   | 2 | 1 | Decrement r by 2                      |
|   | DM        | 60     |    | MRNR | INT   | _ | 1 | Decrement Memory Fullword             |
|   | DMH       | 70     |    | MRNR | INT   |   | 1 | Decrement Memory Halfword             |
|   | DR1       | 124    |    | RGEN | INT   | 2 | 1 | Decrement R by 1                      |
|   | DR2       | 125    |    | RGEN | INT   | 2 | 1 | Decrement R by 2                      |
|   | DRN       | 040300 |    | GEN  | FLPT  | 3 | 5 | Double Round From Quad                |
|   | DRNM      | 140571 |    | GEN  | FLPT  | 8 | 5 | Double Round From Quad                |
|   |           |        |    |      |       |   |   | Towards Negative Infinity             |
|   | DRNP      | 040301 |    | GEN  | FLPT  | 3 | 5 | Double Round From Quad                |
|   |           |        |    |      |       |   |   | Towards Positive Infinity             |
|   | DRNZ      | 040302 |    | GEN  | FLPT  | 3 | 5 | Double Round From Quad                |
|   |           |        |    |      |       |   |   | Towards Zero                          |
|   | E16S      | 000011 |    | GEN  | ADMOD | - | - | Enter 16S Mode                        |
|   | E32I      | 001010 |    | GEN  | ADMOD | - | - | Enter 321 Mode                        |
|   | E32R      | 001013 |    | GEN  | ADMOD | - | - | Enter 32R Mode                        |
|   | E32S      | 000013 |    | GEN  | ADMOD | - | - | Enter 32S Mode                        |
|   | E64R      | 001011 |    | GEN  | ADMOD | - | - | Enter 64R Mode                        |
|   | E64V      | 000010 |    | GEN  | ADMOD | - | - | Enter 64V Mode                        |
|   | EAFA O    | 001300 |    | AP   | FIELD | - | - | Effective Address to FAR 0            |
|   | EAFA 1    | 001310 |    | AP   | FIELD | - | - | Effective Address to FAR 1            |
|   | EALB      | 42     |    | MRNR | PCTLJ | - | - | Effective Address to LB               |
|   | EAR       | 63     |    | MRGR | PCILJ | - | - | Effective Address to R                |
| _ | EAXB      | 52     |    | MRNR | PCTLJ |   |   | Effective Address to XB               |
| R | ETO       | 34     |    | MRGR | IO    | - | 7 | Execute I/O                           |
| R | ENB       | 000401 |    | GEN  | IO    | - | - | Enable Interrupts                     |
| ĸ | ENEL      | 000401 |    | GEN  | IO    | - | - | Enable Interrupts (Local)             |
| ĸ | ENEM      | 000400 |    | GEN  | IO    | - | - | Enable Interrupts (Mutual)            |
| ĸ | ENRL      | 000402 | -  | GEN  | IO    | _ |   | Enable Interrupts (Process)           |
|   | r'A<br>FO | 014,16 | RI | MRFR | FLPT  | 3 | 5 | Floating Add                          |
|   | LC<br>LC  | 04,06  | RI | MRFR | FLPT  |   | 1 | Floating Compare                      |
|   | ruly      | 140571 |    | GEN  | FLPT  | - | - | Floating Convert Double to            |
|   | FCM       | 100    |    | RGEN | FLPT  | 3 | 5 | Floating Complement                   |

| R      | Mnem | Opcode | RI | Form   | Func       | С | œ | Description   |
|--------|------|--------|----|--------|------------|---|---|---|
|        | FD   | 30,32  | RI | MRFR   | FLPT       | 3 | 5 | Floating Divide                                       |
|        | FL   | 20,00  | RI | MRFR   | FLPT       | - | - | Floating Load   |
|        | FLT  | 105,11 |    | RGEN   | FLPT       | 6 | 5 | Convert Integer to Floating<br>Point                  |
|        | FLTH | 102,11 |    | RGEN   | FLPT       | 6 | 5 | Convert Halfword Integer to<br>Floating Point         |
|        | FM   | 24.26  | RI | MRFR   | FLPT       | 3 | 5 | Floating Multiply                                     |
|        | FRN  | 107    |    | RGEN   | FLPT       | 3 | 5 | Floating Round  |
|        | FRNM | 146    |    | RGEN   | FLPT       | 3 | 5 | Floating Round Towards<br>Negative Infinity           |
|        | FRNP | 145    |    | RGEN   | FLPT       | 3 | 5 | Floating Round Towards<br>Positive Infinity           |
|        | FRNZ | 147    |    | RGEN   | FLPT       | 3 | 5 | Floating Round Towards Zero                           |
|        | FS   | 20.22  | RT | MRFR   | FLPT       | 3 | 5 | Floating Subtract                                     |
|        | FST  | 10,12  |    | MRFR   | FLPT       | 3 | 5 | Floating Store  |
| R      | HIT  | 000000 |    | GEN    | MCTL       | _ | _ | Halt  |
|        | I    | 41     | R  | MRGR   | MOVE       |   | - | Interchange R and Memory<br>Fullword                  |
|        | ICBL | 065    |    | RGEN   | MOVE       |   | - | Interchange Bytes and Clear<br>Left                   |
|        | ICBR | 066    |    | RGEN   | MOVE       |   |   | Interchange Bytes and Clear<br>Right                  |
|        | ICHL | 060    |    | RGEN   | MOVE       | - | - | Interchange Halfwords and<br>Clear Left               |
|        | ICHR | 061    |    | RGEN   | MOVE       | - | - | Interchange Halfwords and<br>Clear Right              |
|        | TCP  | 167    |    | RGEN   | CPTR       | _ | _ | Increment C Pointer                                   |
|        | IH   | 51     | R  | MRGR   | MOVE       | - | - | Interchange r and and Memory<br>Halfword              |
|        | тні  | 126    |    | RGEN   | INT        | 2 | 1 | Increment r by 1                                      |
|        | TH2  | 127    |    | RGEN   | INT        | 2 | ī | Increment r by 2                                      |
|        | TM   | 40     |    | MRNR   | INT        | _ | 1 | Increment Memory Fullword                             |
|        | TMH  | 50     |    | MRNR   | INT        | _ | 1 | Increment Memory Halfword                             |
| R      | INBC | 001217 |    | AP     | PRCEX      | 6 | 5 | Interrupt Notify Beginning,<br>Clear Active Interrupt |
| R      | TNBN | 001215 |    | AP     | PRCEX      | 6 | 5 | Interrupt Notify Beginning                            |
| R      | INEC | 001216 |    | AP     | PRCEX      | 6 | 5 | Interrupt Notify End, Clear                           |
| P      | TNEN | M1914  |    | ۸Þ     | PRCEX      | 6 | 5 | Interrupt Notify End                                  |
| л<br>р | TATL | 001214 |    | CEN    | TO         | - | _ | Inderrupt Robing Land                                 |
| л<br>D | TINU | 001001 |    | CEN    | TO         | _ | _ | Inhibit Interrupts (Local)                            |
| л<br>D |      | 001001 |    | CEN    | TO         | _ | _ | Inhibit Interrupts (Mutual)                           |
| л<br>Р |      | 001000 |    | CEN    | TO         | _ | _ | Inhibit Interrupts (Process)                          |
| ĸ      | TATE | 020    |    | DCIENT | KEAG<br>TO | _ |   | Innut Kevs  |
|        | INT  | 103,11 |    | RGEN   | FLPT       | 3 | 5 | Convert Floating Point to<br>Integer                  |

| R | Mnem   | Opcode | RI | Form   | Func   | С | α | 2 Description                                 |
|---|--------|--------|----|--------|--------|---|---|---|
|   | INTH   | 101,11 |    | RGEN   | FLPT   | 3 | 5 | Convert Floating Point to<br>Halfword Integer |
|   | IR1    | 122    |    | RGEN   | INT    | 2 | 1 | Increment R by 1                              |
|   | IR2    | 123    |    | RGEN   | INT    | ĩ | ī | Increment R by 2                              |
|   | IRB    | 064    |    | RGEN   | MOVE   | ~ | _ | Interchange r Bytes                           |
|   | IRH    | 057    |    | RGEN   | MOVE   | _ | _ | Interchange P Halves                          |
| R | IRTC   | 000603 |    | GEN    | TO     | 7 | 6 | Interment Peturn Clean                        |
|   |        |        |    |        | 10     | • | U | Active Interrupt                              |
| R | IRIN   | 000601 |    | GEN    | IO     | 7 | 6 | Interrupt Return                              |
| R | ITLB   | 000615 |    | GEN    | MCTL   | 6 | 5 | Invalidate STLB Entry                         |
|   | JMP    | 51     |    | MRNR   | PCTLJ  |   | _ | Jump  |
|   | JSR    | 73     |    | MRGR   | PCILJ  | - | _ | Jump to Subroutine                            |
|   | JSXB   | 61     |    | MRNR   | PCTLJ  | - |   | Jump and Save in XB                           |
|   | L      | 01     | RI | MRGR   | MOVE   |   | _ | Load  |
|   | TCC    | 45     |    | MRGR   | CPIR   | _ | 7 | Load C Character                              |
|   | LCEQ   | 153    |    | RGEN   | LTSTS  | - | - | Load r on Condition Code FQ                   |
|   | LOGE   | 154    |    | RGEN   | LTSTS  | _ |   | Load r on Condition Code GE                   |
|   | LOGT   | 155    |    | RGEN   | LTSTS  | _ | _ | Load r on Condition Code GT                   |
|   | LCLE   | 151    |    | RGEN   | LTSTS  | - | _ | Load r on Condition Code LE                   |
|   | LCLT   | 150    |    | RGEN   | LTSTS  |   |   | Load r on Condition Code LT                   |
|   | LCNE   | 152    |    | RGEN   | LTSTS  | _ |   | Load r on Condition Code NE                   |
| P | LDAR   | 44     |    | MRGR   | MOVE   | _ | 5 | Load from Addressed Register                  |
|   | LDC 0  | 162    |    | RGEN   | CHAR   | _ | 7 | Load Character                                |
|   | LDC 1  | 172    |    | RGEN   | CHAR   | - | 7 | Load Character                                |
|   | LEQ    | 003    |    | RGEN   | LTSTS  | - | 4 | Load r on R Equal to 0                        |
|   | LF     | 016    |    | RGEN   | LTSTS  | _ | 5 | Load False                                    |
|   | LFEQ   | 023,03 |    | RGEN   | LTSTS  | _ | 4 | Load r on F Equal to 0                        |
|   | LFGE   | 024,03 |    | RGEN   | LTSTS  | - | 4 | Load r on F Greater Than or                   |
|   |        |        |    |        |        |   |   | Equal to O                                    |
|   | LFGT   | 025,03 |    | RGEN   | LTSTS  | - | 4 | Load r on F Greater Than O                    |
|   | LFLE   | 021,03 |    | RGEN   | LTSTS  | - | 4 | Load r on F Less Than or                      |
|   |        |        |    |        |        |   |   | Equal to O                                    |
|   | LFLI O | 001303 |    | BRAN   | FIELD  |   | - | Load FLR O Immediate                          |
|   | LFLI 1 | 001313 |    | BRAN   | FIELD  | — | - | Load FLR 1 Immediate                          |
|   | LFLT   | 020,03 |    | RGEN   | LTSTS  | - | 4 | Load r on F Less Than O                       |
|   | LFNE   | 022,03 |    | RGEN   | LTSTS  | _ | 4 | Load r on F Not Equal to O                    |
|   | LGE    | 004    |    | RGEN   | LTSTS  | - | 4 | Load r on R Greater Than or                   |
|   | T ()   |        |    |        |        |   |   | Equal to O                                    |
|   | 11G1.  | 005    |    | RGEN   | LTSTS  | - | 4 | Load r on R Greater Than O                    |
|   | цц     | 11     | RI | MRGR   | MOVE   | - | - | Load Halfword                                 |
|   | THEF?  | 013    |    | RGEN   | LTSTS  | — | 4 | Load r on r Equal to 0                        |
|   | THCE   | 004    |    | RGEN   | LTSTS  | - | 4 | Load r on r Greater Than or                   |
|   | THCT   | 015    |    | DOTIN  | TIMOMO |   | 4 | Equal to U                                    |
|   | THU'   | 010    | ъ  |        | TIPIP  | _ | 4 | Load r on r Greater Than O                    |
|   | 404    | 01     | ĸ  | NIKOTK | MOVE   | - | - | Load Halfword Shifted Left                    |
|   |        |        |    |        |        |   |   | by 1  |

| R  | Mnem | Opcode       | RI | Form | Func  | С | œ | Description                            |
|----|------|--------------|----|------|-------|---|---|--|
|    | LHL2 | 14           | R  | MRGR | MOVE  | - | _ | Load Halfword Shifted Left<br>by 2     |
|    | LHL3 | 35           | R  | MRGR | MOVE  | - | - | Load Halfword Shifted Left<br>by 3     |
|    | THIE | 011          |    | RGEN | LTSTS | - | 4 | Load r on r Less Than or<br>Equal to 0 |
|    | THTT | $\mathbf{m}$ |    | RGEN | LTSTS |   | 4 | Load r on r Less Than 0                |
|    | LHNE | 012          |    | RGEN | LTSTS | _ | 4 | Load r on r Not Equal to O             |
| P  | LTOT | 000044       |    | AP   | MCTL  | 6 | 5 | Load IOTLB                             |
| TA | LIDI | 65           |    | MRGR | GRR   | _ | _ | Load Indirect Pointer                  |
|    | LLE  | 001          |    | RGEN | LTSTS |   | 4 | Load r on R Less Than or<br>Equal to 0 |
|    | IJЛ  | 000          |    | RGEN | LTSTS |   | 4 | Load r on R Less Than O                |
|    | INE  | 002          |    | RGEN | LTSTS |   | 4 | Load r on R Not Equal to O             |
| R  | LPTD | 000617       |    | GEN  | MCTL  | - |   | Load Process ID                        |
| R  | LPSW | 000711       |    | AP   | MCTL  | 7 | 6 | Load Process Status Word               |
|    |      | 017          |    | RGEN | LTSTS |   | 5 | Load True                              |
|    | M    | 42           | RI | MRGR | INT   | * |   | Multiply Fullword                      |
|    | MH   | 52           | RI | MRGR | INT   | 3 | 5 | Multiply Halfword                      |
|    | N    | 03           | RI | MRGR | LOGIC | _ |   | AND Fullword                           |
| R  | NFYB | 001211       |    | AP   | PRCEX | 6 | 5 | Notify                                 |
| R  | NFYE | 001210       |    | AP   | PRCEX | 6 | 5 | Notify                                 |
|    | NH   | 13           | RI | MRGR | LOGIC | - | _ | AND Halfword                           |
|    | NOP  | 000001       |    | GEN  | MCIL  | _ | - | No Operation                           |
|    | 0    | 23           | RI | MRGR | LOGIC | _ |   | OR Fullword                            |
|    | OH   | 33           | RI | MRGR | LOGIC | _ |   | OR Halfword                            |
|    | OIK  | 071          |    | RGEN | KEYS  | 7 | 6 | Output Keys                            |
|    | PCL  | 41           |    | MRNR | PCILJ | 6 | 5 | Procedure Call                         |
|    | PID  | 052          |    | RGEN | INT   | - |   | Position for Integer Divide            |
|    | PIDH | 053          |    | RGEN | INT   |   |   | Position r for Integer<br>Divide       |
|    | PIM  | 050          |    | RGEN | INT   | 3 | 5 | Position after Multiply                |
|    | PIMH | 051          |    | RGEN | INT   | 3 | 5 | Position r after Multiply              |
|    | PRTN | 000611       |    | GEN  | PCTLJ | 7 | 6 | Procedure Return                       |
| R  | PTLB | 000064       |    | GEN  | MCIL  | 6 | 5 | Purge TLB                              |
|    | QFAD | 36           |    | MRFR | FLPT  | 3 | 5 | Quad Precision Floating Add            |
|    | QFC  | 47           | RI | MRFR | FLPT  |   | 7 | Quad Precision Floating<br>Compare     |
|    | QFCM | 140570       |    | GEN  | FLPT  | 3 | 5 | Quad Precision Floating<br>Complement  |
|    | QFDV | 46           |    | MRFR | FLPT  | 3 | 5 | Quad Precision Floating<br>Divide      |
|    | OFLD | 34           |    | MRFR | FLPT  | - | _ | Quad Precision Floating Load           |
|    | QFMP | 45           |    | MRFR | FLPT  | 3 | 5 | Quad Precision Floating<br>Multiply    |
|    | QFSB | 37           |    | MRFR | FLPT  | 3 | 5 | Quad Precision Floating<br>Subtract    |

| R<br> | Mnem   | Opcode         | RI | Form | Func   | C        | 00 | Description                                 |
|-------|--------|----------------|----|------|--------|----------|----|---|
|       | QFST   | 35             |    | MRFR | FLPT   |          | _  | Quad Precision Floating Store               |
|       | QINQ   | 140572         |    | GEN  | FLPT   | 3        | 5  | Quad to Integer, in Quad<br>Convert         |
|       | QIQR   | 140573         |    | GEN  | FLPT   | 3        | 5  | Quad to Integer, in Quad<br>Convert Rounded |
|       | RBQ    | 133            |    | AP   | QUEUE  | -        | 7  | Remove Entry from Bottom<br>of Queue        |
|       | RCB    | 140200         |    | GEN  | KEYS   | 8        | _  | Reset CBIT to 0                             |
| R     | RMC    | 000021         |    | GEN  | INIGY  | _        | _  | Reset Machine Check Flag to O               |
|       | ROT    | 24             |    | MRGR | SHIFT  | 4        | _  | Rotate                                      |
|       | RRST   | 000717         |    | AP   | MCTL   | -        | _  | Restore Registers                           |
|       | RSAV   | 000715         |    | AP   | MCTL   | _        | -  | Save Registers                              |
|       | RIQ    | 132            |    | RGEN | QUEUE  | -        | 7  | Remove Entry from Top of<br>Queue           |
| R     | RTS    | 000511         |    | GEN  | MCTL   | -        |    | Reset Time Slice                            |
|       | S      | 22             | RI | MRGR | INT    | 2        | 1  | Subtract Fullword                           |
|       | SCB    | 140600         |    | GEN  | KEYS   | 5        | _  | Set CBIT to 1                               |
|       | SOC    | 55             |    | MRGR | CPIR   | -        | -  | Store C Character                           |
|       | SH     | 32             | RI | MRGR | INT    | 2        | 1  | Subtract Halfword                           |
|       | SHA    | 15             |    | MRGR | SHIFT  | 4        | _  | Shift Arithmetic                            |
|       | SHL    | 05             |    | MRGR | SHIFT  | 4        | _  | Shift Logical                               |
|       | SHL1   | 076            |    | RGEN | SHIFT  | 4        | -  | Shift R Left 1                              |
|       | SHL2   | 077            |    | RGEN | SHIFT  | 4        |    | Shift R Left 2                              |
|       | SHR1   | 120            |    | RGEN | SHIFT  | 4        | _  | Shift R Right 1                             |
|       | SHR2   | 121            |    | RGEN | SHIFT  | 4        | _  | Shift R Right 2                             |
|       | SL1    | 072            |    | RGEN | SHIFT  | 4        | _  | Shift R Left 1                              |
|       | SL2    | 073            |    | RGEN | SHIFT  | 4        | _  | Shift R Left 2                              |
|       | SR1    | 074            |    | RGEN | SHIFT  | 4        | _  | Shift R Right 1                             |
|       | SR2    | 075            |    | RGEN | SHIFT  | 4        | -  | Shift R Right 2                             |
|       | SSM    | 042            |    | RGEN | INT    | _        | _  | Set Sign Minus                              |
|       | SSP    | 043            |    | RGEN | INT    | _        | _  | Set Sign Plus                               |
|       | SSSN   | 040310         |    | GEN  | MCTL   | 6        | 5  | Store System Serial Number                  |
|       | ST     | 21             |    | MRGR | MOVE   | _        | _  | Store Fullword                              |
| >     | STAR   | 54             |    | MRGR | MOVE   |          | 5  | Store into Addressed Register               |
|       | STC 0  | 166            |    | RGEN | CHAR   | _        | 7  | Store Character                             |
|       | STC 1  | 176            |    | RGEN | CHAR   | _        | 7  | Store Character                             |
|       | STCD   | 137            |    | AP   | MOVE   | _        | 7  | Store Conditional Fullword                  |
|       | STCH   | 136            |    | AP   | MOVE   | _        | 7  | Store Conditional Halfword                  |
|       | STEX   | 027            |    | RGEN | PCTLJ  | 6        | 5  | Stack Extend                                |
|       | STFA 0 | 001320         |    | AP   | FIELD  | _        | _  | Store FAR O                                 |
|       | STFA 1 | 001330         |    | AP   | FIELD  | _        | _  | Store FAR 1                                 |
|       | STH    | 31             |    | MRGR | MOVE   | _        | -  | Store Halfword                              |
|       | STPM   | 000024         |    | GEN  | MCTL   | _        | _  | Store Processon Model Number                |
|       | STTM   | 000510         |    | GEN  | MCTT.  | 6        | 5  | Store Process Timon                         |
|       | SVC    | 000505         |    | GEN  | PCTT T | _        | _  | Supervisor Call                             |
|       | TC     | 046            |    | RGEN | INT    | 3        | 1  | Two's Complement B                          |
|       |        | <b>•</b> • • • |    |      |        | <u> </u> | -  | THO D COMPTOMETTO V                         |

| R | Mnem   | Opcode | RI | Form | Func  | С | œ | Description                                     |
|---|--------|--------|----|------|-------|---|---|---|
|   | TCNP   | <br>76 | R  | MRNR | CPIR  | _ | 1 | Test C Null Pointer                             |
|   | TFLR O | 163    |    | RGEN | FIELD |   | - | Transfer FLR 0 to R                             |
|   | TFLR 1 | 173    |    | RGEN | FIELD | - | - | Transfer FLR 1 to R                             |
|   | TM     | 44     |    | MRNR | MCTL  | - | 1 | Test Memory Fullword                            |
|   | TMH    | 54     |    | MRNR | INT   | - | 1 | Test Memory Halfword                            |
|   | TRFL O | 165    |    | RGEN | FIELD | - | - | Transfer R to FLR O                             |
|   | TRFL 1 | 175    |    | RGEN | FIELD | _ | - | Transfer R to FLR 1                             |
|   | TSTQ   | 104    |    | RGEN | QUEUE | - | 7 | Test Queue                                      |
| R | WAIT   | 000315 |    | AP   | PRCEX | - | - | Wait  |
|   | X      | 43     | RI | MRGR | LOGIC | - | - | Exclusive OR Fullword                           |
|   | XAD    | 001100 |    | DECI | DECI  | 3 | 1 | Decimal Add                                     |
|   | XBID   | 001145 |    | DECI | DECI  | 3 | 5 | Binary to Decimal Conversion                    |
|   | XCM    | 001102 |    | DECI | DECI  | _ | 1 | Decimal Compare                                 |
|   | XDIB   | 001146 |    | DECI | DECI  | 3 | 5 | Decimal to Binary Conversion                    |
|   | XDV    | 001107 |    | DECI | DECI  | 3 | 5 | Decimal Divide                                  |
|   | XED    | 001112 |    | DECI | DECI  | _ | - | Numeric Edit                                    |
|   | XH     | 53     | RI | MRGR | LOGIC | - | - | Exclusive OR Halfword                           |
|   | XMP    | 001104 |    | DECI | DECI  | З | 1 | Decimal Multiply                                |
|   | XMV    | 001101 |    | DECI | DECI  | 3 | 1 | Decimal Move                                    |
|   | ZCM    | 001117 |    | CHAR | CHAR  | 6 | 7 | Compare Character Field                         |
|   | ZED    | 001111 |    | CHAR | CHAR  | _ | - | Character Field Edit                            |
|   | ZFIL   | 001116 |    | CHAR | CHAR  | 6 | 5 | Fill Field With Character                       |
|   | ZM     | 43     |    | MRNR | CLEAR | - | - | Clear Fullword                                  |
|   | ZMH    | 53     |    | MRNR | CLEAR | - | - | Clear Halfword                                  |
|   | ZMV    | 001114 |    | CHAR | CHAR  | 6 | 5 | Move Character Field                            |
|   | ZMVD   | 001115 |    | CHAR | CHAR  | 6 | 5 | Move Characters Between Equal<br>Length Strings |
|   | ZTRN   | 001110 |    | CHAR | CHAR  | - | - | Character String Translate                      |

# D Hardware Consideration in Performance

Several hardware considerations have bearing on performance. First, some instructions execute faster than others. To identify these, this document lists the relative instruction weights for V and I modes. Special note is made of preferred load/store, arithmetic, and bulk data move instructions for optimum execution times. Second, the type of address formation also affects execution times. To identify these, this appendix shows the relative weights of different address formations; the performance penalties for unaligned data, cache miss, STLB miss, and address traps are also shown. Recommendations are given for how to use all of this information when coding in PMA or a high level language.

Performance of emitted code or assembler coding of identified time-crucial routines requires some knowledge of instruction execution times. Prime has never given these out before for many reasons:

- Prime's 50 Series Processors are an entire line of machines that have differing performances.
- The execution time of an instruction is based on many events such as addressing mode and data alignment, making this a complex issue.
- Contractual guarantees based on published times are certain to be wrong because of the previous point.
- There is a bad correlation of instruction times to MIPs in fact, but not in the minds of the press. Hence we would mislead by giving specific times.

# INSTRUCTION SETS GUIDE

Having said that, nevertheless, tuners must tune. The following tables represent relative "best case" weights for the "perfect" 50 Series machine. No actual machine has exactly this balance, but the 6350 and 9955 II come close.

#### INSTRUCTION WEIGHTS

To use these tables, locate the desired mnemonic and note its weight in units. The following abbreviations are used.

- A -- Equal to 0 if there are no PCL arguments. Equal to 8+6\*n where n is the number of arguments.
- D -- The number of destination digits.
- N -- In shift instructions, the number of shifts to perform. In decimal and character instructions, the number of digits or characters involved.
- S -- The number of source digits.
- # -- The number of non-zero destination digits.
| Mnem   | Units      | I Mnem | Units               | Mnem  | Units  | 1 Mnem | Units       |      |
|--------|------------|--------|---------------------|-------|--------|--------|-------------|------|
| AlA    | 1          | BLS    | 3                   | E64V  | 8      | INTA   | 14          | <br> |
| I A2A  | 1          | BLT    | 3                   | EAFA  | 3      | TNTT.  | 14          | i    |
| ABO    | 20         | BMFQ   | 2                   | EAT.  | 1      | TRS    | 3           | 1    |
| ACA    | 1          | BMGE   | $\tilde{\tilde{2}}$ | EALB  | 2      | TRIC   | ă           | 1    |
| I ADD  | 1          | BMGT   | 3                   | EAXB  | າ<br>ໂ |        | 4           | 1    |
| ADL    | ī          | BMGT   | 3                   | ETO   | 12     | TDY    | -<br>-<br>- | 1    |
| ADL    | 1          | BMLE   | 3                   | EMCM  | 4      |        | يە<br>A     | 1    |
| ALFA   | 2          | BMLT   | 2                   | I FNR |        |        | 0           | 1    |
| ATJ.   | N+2        | BMNE   | 2                   |       | 1      |        | 2<br>7      | 1    |
| IATR   | N+2        |        | ~<br>3              |       | 1<br>1 | TON    | ſ           | 1    |
| ALS    | N+2        |        | 3                   |       | 1      | I TOVD | 5           | 1    |
|        | 1,1%       |        | 1                   |       | 4      | I UDAD | D<br>E      | 1    |
| ANT.   | 1          |        | 63                  |       | 4      | 1 UDI  | 5           | 1    |
|        | See PCT.   |        | 1                   |       | 4      |        | 2           | 1    |
|        |            |        | 1                   |       | 6      | LUGE   | 2           |      |
|        |            |        | 4                   |       | 6      |        | 2           | 1    |
|        | N+G<br>N+O |        | 3                   |       | 1      |        | 2           | 1    |
|        | 24M        |        | 9                   |       | 38     |        | 2           | 1    |
| I DODO | 20         |        | L.                  | I FLD | 2      | LCNE   | 2           |      |
| DUDW   | 2          |        | 4                   | FLIA  | 10     |        | 1           |      |
|        | 2          |        | 1<br>1              |       | 15     |        | 10          | I    |
|        | 2          |        | 1                   | FLX   | 1      | LDL    | 1           | 1    |
|        | 2          | CRB    | 1                   | FMP   | 9      | I LDLR | 11          | I    |
| DOULI  | 2          |        | 1                   | FRN   | 14     | I LDX  | 1           | I    |
| BUNE   | 2          |        | 1                   | FRNM  | 7      | I LDY  | 1           | -1   |
| BCR    | 2          |        | 2                   | FRNP  | 11     | I LEQ  | 3           | I    |
| BCS    | 2          | I CSA  | 1                   | FRNZ  | 12     | I LF   | 2           | I    |
| BUX    | 3          | DFAD   | 6                   | FSB   | 4      | I LFEQ | 4           | I    |
| BDX    | 3          | DFCM   | 6                   | FSGT  | 4      | I LFGE | 4           | I    |
| BEQ    | 3          | DFCS   | 8                   | FSLE  | 4      | LFGT   | 4           | 1    |
| BLEO   | 3          | DFDV   | 38                  | FSMI  | 4      | I LFLE | 4           | I    |
| BFGE   | 3          | I DFLD | 2                   | FSNZ  | 4      | LFLI   | 2           | I    |
| BFGT   | 3          | I DFLX | 2                   | FSPL  | 4      | LFLT   | 4           | 1    |
| BFLE   | 3          | I DFMP | 15                  | FST   | 3      | LFNE   | 4           | I    |
| BFLT   | 3          | I DFSB | 6                   | FSZE  | 4      | LGE    | 3           | I    |
| BFNE   | 3          | DFST   | 5                   | HLT   | 0      | LGT    | 3           | I    |
| BGE    | 3          | DIV    | 20                  | IAB   | 2      | LIOT   | 37          | I    |
| BGT    | 3          | I DRN  | 14                  | ICA   | 1      | IJE    | 3           | 1    |
| BIX    | 3          | DRNM   | 5                   | ICL   | 1      | LLEQ   | 3           | I    |
| BIY    | 3          | I DRNP | 10                  | ICR   | 1      | I LIGE | 3           | ł    |
| BLE    | 3          | DRNZ   | 9                   | ILE   | 3      | LIGT   | 3           | T    |
| BLEQ   | 3          | DRX    | 2                   | IMA   | 4      |        | N+2         | Т    |
| BLGE   | 3          | I DVL  | 47                  | INBC  | 40     | ILLE   | 3           | 1    |
| BLGT   | 3          | E16S   | 8                   | INBN  | 35     | ITTL   | 3           | 1    |
| BLLE   | 3          | E32I   | 8                   | INEC  | 40     | LLNE   | 3           | 1    |
| BLLT   | 3          | E32R   | 8                   | INEN  | 35     | LLR    | N+2         | Ì    |
| BLNE   | 3          | E32S   | 8                   | INH   | 3      | LLS    | N+2         | 1    |
| BLR    | 3          | 1 E64R | 8                   | INK   | 6      | LLT    | 3           | I    |

Table D-1 V Mode Instruction Weights

\_\_\_\_\_

| Mnem   | Units        | 1 Mnem  | Units | 1 Mnem | Units | Mnem   | Units            |
|--------|--------------|---------|-------|--------|-------|--------|------------------|
| I LMCM | 4            | QFST    | 19    | SR3    | 10    | I TAX  | 1                |
| LNE    | 3            | I Q'INQ | 55    | SR4    | 10    | I TAY  | 1 1              |
| I LPID | 6            | I QIQR  | 56    | I SRC  | 3     | I TBA  | 1                |
| I LPSW | 14           | i RBQ   | 20    | I SS1  | 10    | I TCA  | 2                |
| LRL    | N+2          | I RCB   | 1     | I SS2  | 10    | TCL    | 2                |
| I LRR  | N+2          | RMC     | 15    | I SS3  | 10    | I TFLL | 3                |
| I LRS  | N+2          | I RRST  | 44    | SS4    | 10    | ITKA   | 3 1              |
| LT     | 2            | I RSAV  | 85    | I SSC  | 3     | I TLFL | 2                |
| MPL    | 13           | RTQ     | 18    | I SSM  | 1     | ITSTQ  | 7                |
| MPY    | 8            | I RTS   | 10    | SSP    | 1     | AXT    | 1                |
| I NFYB | 35           | I SIA   | 1     | I SSR  | 10    | I TYA  | 1                |
| I NFYE | 35           | I S2A   | 1     | I SSS  | 10    | I WAIT | 58 1             |
| I NOP  | 1            | I SAR   | 3     | I SSSN | 37    | I XAD  | 76+3*N           |
| I ORA  | 1            | I SAS   | 3     | I STA  | 2     | I XBID | 40+5*N           |
| I OTK  | 9            | I SBL   | 1     | I STAC | 8     | I XCA  | 2                |
| PCL    | 40+ <b>A</b> | I SCB   | 1     | STC    | 12    | I XCB  | 2                |
| I PIDA | 2            | I SGT   | 3     | I STEX | 9     | I XCM  | 80+2*N           |
| I PIDL | 3            | SKP     | 7     | I STFA | 8     | I XDTB | 40+5*N           |
| I PIMA | 3            | I SLE   | 3     | I STL  | 2     | I XDV  | 90+65*#          |
| I PIML | 4            | I SLN   | 3     | I STLC | 9     | I XEC  | 9                |
| I PRTN | 16           | SLZ     | 3     | STLR   | 13    | I XED  | Varies           |
| PTLB   | 400          | I SMCR  | 5     | I STPM | 12    | I XMP  | 88+15*S*D        |
| QFAD   | 56           | SMCS    | 5     | STIM   | 17    | I XMV  | 80+3*N           |
| I OFCM | 10           | SMI     | 3     | STX    | 2     | ZCM    | 20+N             |
| I QFCS | 39           | I SNR   | 10    | I STY  | 2     | I ZED  | Varies           |
| I QFDV | 489          | I SNS   | 10    | I SUB  | 1     | ZFIL   | 14+0.5* <b>N</b> |
| I QFLD | 14           | I SNZ   | 3     | I SVC  | 36    | I ZMV  | 18+0.75*N        |
| I QFLX | 2            | I SPL   | 3     | SZE    | 3     | I ZMVD | 14+0.75*N        |
| I QFMP | 65           | I SR1   | 10    | TAB    | 1     | I ZIRN | 1 <b>4+8*N</b>   |
| I QFSB | 57           | I SR2   | 10    | TAK    | 3     | <br>   |                  |

## Table D-1 (Continued) V Mode Instruction Weights

| Mnem           | Units   | Mnem | Units      | Mnem         | Units    | Mnem    | Units                                   |
|----------------|---------|------|------------|--------------|----------|---------|---|
| A              | 1       | BRD4 | 3          | E16S         | 8        | INT     | 14                                      |
| ABQ            | 20      | BREQ | 3          | E32I         | 8        | INTH    | 14                                      |
| ACP            | 4       | BRGE | 3          | E32R         | 8        | I IR1   | 1                                       |
| ADLR           | 1       | BRGT | 3          | E32S         | 8        | IR2     | ī                                       |
| AH             | 1       | BRI1 | 3          | E64R         | 8        | IIRB    | ī                                       |
| AIP            | 2       | BRI2 | 3          | E64V         | 8        | IRH     | 2                                       |
| ARFA           | 2       | BRI4 | 3          | I EAFA       | 3        | IRIC    | ĝ                                       |
| ARGT           | See PCL | BRLE | 3          | EALB         | 2        | IRTN    | 4                                       |
| ATQ            | 20      | BRLT | 3          | EAR          | ĩ        | TTTB    | Â                                       |
| BCEQ           | 2       | BRNE | 3          | EAXB         | ĩ        |         | 2                                       |
| BOGE           | 2       | I C  | 1          | EIO          | 12       | IJSR    | 5                                       |
| BOGT           | 2       | CAI  | 3          | FMCM         | 4        | TSYB    | 5                                       |
| BCLE           | 2       | CALF | 63         | ENB          | 3        | I T.    | 1                                       |
| BCLT           | 2       | CCP  | 5          | ESTM         | 4        |         | 1<br>7                                  |
| BCNE           | 2       | OGT  | ğ          | EVTM         | 4        |         | 0                                       |
| BCR            | 2       | CH   | ĩ          |              | ±<br>⊿   | I TOOLD | 20<br>0                                 |
| BCS            | â       | CHS  | 1          |              | 10       |         | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
| BFEO           | ã       | CMH  | 1          | I FOM        | 10       |         | 2                                       |
| BFGE           | 3       |      | 1          | I FD         | 70       |         | 2                                       |
| BFGT           | 3       |      | 1          | 1 FD<br>1 FT | 20       |         | 2                                       |
| BFTE           | 3       |      | 1          | י דח<br>י דח | يخ<br>١٣ |         | 2                                       |
| BFT.T          | 3       |      | 1          |              | 10       | LLDAR   | 11                                      |
| RENE           | 3       |      | 1<br>7     |              | 10       |         | 10                                      |
| RHUI           | 3       |      | 1          | I FM         | 9        | 1 TTR   | 3                                       |
|                | 3       |      | 1          | FRN          | 14       |         | 2                                       |
|                | 2       |      | 1          | FRNM         | Ŷ        | TT.F.O  | 4                                       |
|                | 7       |      | 47         | FRNP         | 11       | LFGE    | 4                                       |
| STICE<br>STICK | 0<br>7  |      | 1          | FRNZ         | 12       | LFGT    | 4                                       |
|                | ວ<br>7  |      | 3          | FS           | 4        | I LFLE  | 4                                       |
|                | 3       | DrA  | 6          | FST          | 3        | I IFLI  | 2                                       |
|                | 3       | DFC  | 10         | HLT          | 0        | I LFLT  | 4                                       |
|                | 3       | DFCM | 6          | II           | 4        | I LFNE  | 4                                       |
|                | 3       | DFD  | 38         | ICBL         | 1        | I LGE   | 3                                       |
|                | 3       | DFL  | 2          | ICBR         | 1        | IGT     | 3                                       |
|                | 3       | DFM  | 15         | ICHL         | 1        | I IH    | 1                                       |
|                | 3       | DFS  | 6          | ICHR         | 1        | I THEO  | 3                                       |
| NTK<br>NTK     | 3       | DFST | 5          | ICP          | 3        | LHGE    | 3                                       |
|                | 3 1     | DH   | 20         | IH           | 4        | LHGT    | 3                                       |
| MER)           | 2       | DH1  | 1          | IH1          | 1        | I LHL1  | 1                                       |
| MUE            | 2       | DH2  | 1          | IH2          | 1        | LHL2    | 1                                       |
| MGT            | 3       | DM   | 3          | IM           | 3        | LHLE    | 3                                       |
| MLE            | 3       | DMH  | 3          | IMH          | 3        | LHLT    | 3                                       |
| MLT            | 2       | DR1  | 1 (        | INBC         | 40       | LHNE    | 3                                       |
| MNE            | 2       | DR2  | 1          | INBN         | 35       | LIOT    | 37                                      |
| RBR            | 3       | DRN  | 14         | INEC         | 40       | LIP     | 2                                       |
| RBS            | 3       | DRNM | 5 1        | INEN         | 35       | LLE     | 3                                       |
| RD1            | 3       | DRNP | 10         | INH          | 3        |         | 3                                       |
| RD2            | 3       | DRNZ | <b>Q</b> 1 | TAR          | ē        | TNON    |   |

Table D-2 I Mode Instruction Weights

| Mnem   | Units | 1 Mnem | Units | Mnem   | Units |     | Mnem | Units                  | 1 |
|--------|-------|--------|-------|--------|-------|-----|------|------------------------|---|
| LNE    | 3     | I QFDV | 489   | I SHR2 | 2     | l   | TMH  | 1                      | I |
| LPID   | 6     | I OFLD | 14    | I SLI  | 1     | I   | TRFL | 2                      | I |
| LPSW   | 14    | I OFMP | 65    | I SL2  | 1     | Ι   | TSTQ | 7                      | l |
|        | 2     | I OFSB | 57    | I SR1  | 1     |     | WAIT | 58                     | 1 |
| M      | 13    | QFST   | 19    | I SR2  | 2     | 1   | X    | 1                      | 1 |
| 1 MH   | 8     | I QINQ | 55    | I SSM  | 1     | I   | XAD  | 76+3*N                 | I |
| I N    | 1     | QIQR   | 56    | I SSP  | 1     | I   | XBID | 40+5* <b>N</b>         | I |
| I NFYB | 35    | I RBQ  | 20    | SSSN   | 37    |     | XCM  | 80+2* <b>N</b>         | 1 |
| I NFYE | 35    | I RCB  | 1     | ST     | 2     | 1   | XDTB | <b>4</b> 0+5* <b>N</b> | I |
| I NH   | 1     | RMC    | 15    | STAR   | 13    | Ι   | XDV  | 90+65*#                | I |
| I NOP  | 1     | ROT    | N+2   | I STC  | 12    | I   | XED  | Varies                 | 1 |
| 10     | 1     | I RRST | 44    | I STCD | 9     | ł   | XH   | 1                      | I |
| I OH   | 1     | I RSAV | 85    | STCH   | 9     | - 1 | XMP  | 88+15*S*D              | I |
| OTK    | 9     | RIQ    | 18    | STEX   | 9     | 1   | XMV  | 80+3* <b>N</b>         | I |
| PCL    | 40+A  | RTS    | 10    | I STFA | 8     | I   | ZCM  | 20+N                   | I |
| PID    | 3     | I S    | 1     | I STH  | 2     | I   | ZED  | Varies                 | 1 |
| I PIDH | 2     | I SCB  | 1     | STPM   | 12    | I   | ZFIL | 1 <b>4</b> +0.5*N      | I |
| I PIM  | 4     | I SOC  | 5     | STIM   | 17    |     | ZM   | 2                      | I |
| PIMH   | 3     | I SH   | 1     | I SVC  | 36    | I   | ZMH  | 2                      | I |
| PRTN   | 16    | I SHA  | N+2   | TC     | 2     | I   | ZMV  | 18+0.75*N              | I |
| PTLB   | 400   | I SHL  | N+2   | I TCH  | 2     | I   | ZMVD | 14+0.75*N              | 1 |
| I QFAD | 56    | I SHL1 | 1     | TCNP   | 2     | ł   | ZTRN | 14+8* <b>N</b>         | ١ |
| I OFC  | 24    | I SHL2 | 1     | TFLR   | 3     | I   |      |                        | ۱ |
| I QFCM | 10    | I SHR1 | 1     | I TM   | 1     | 1   |      |                        |   |

#### Table D-2 (Continued) I Mode Instruction Weights

Examination of the V and I mode instruction weights shows that certain instructions have much activity in them and thus take much longer to complete execution. Such instructions include STLR/LDLR and STAR/LDAR (both 13/11 units) that store/load the L register into the addressed register. Other such instructions are RSAV/RRST (44/85 units) that save/restore all registers.

Other instructions are very fast, such as the long loads (LDL and L) at one unit each.

Prime processor designers have worked hard to make the instructions that "feel" fast be fast. "Cute" uses of instructions are usually punished by reduced performance. An example of "cute" instruction use is LDX# 2 instead of STL Temp, LDX Temp+1. Clever use exploits the address modes and multiple index registers to save instructions. Clever use of registers can save stores, but shuffling data from one register to another (even in I mode) to save a store has little value. Restricted instructions are shown in these tables. Even though several of these are heavily weighted, they are not discussed here since they are Ring O instructions.

Also, short integer (16-bit) instructions take less time to execute than long integer (32-bit) ones, particularly in the case of multiplies and divides. For V mode, long integer arithmetic mnemonics end in "L", such as MPL and DVL, while short integer ones do not, as in MPY and DIV. I mode short integer mnemonics end in "H" (half register), such as MH and DH, while long integer ones are simply M and D for multiply long and divide long.

For all processors, be sure to use the ZMVD (Move Characters between Equal Length Strings) instruction when moving bulk data. ZMVD is the most efficient means for data moving. All of Prime software is learning to use this instruction for bulk data transfers. Prime processors are optimized for ZMVD.

The advantage of using these tables of weighted instruction times is obvious if you are programming in PMA. If you are programming in a high level language such as FORTRAN or Pascal, however, you first need to generate an expanded listing when you are compiling your source program. Such a listing shows the PMA code that the compiler generated for each source statement. Simple arithmetic will show the approximate relative weights that each source statement takes.

### EXTENSIONS TO INSTRUCTION WEIGHTS

Unfortunately, no simple calculation can accurately produce the actual instruction time of any modern machine (including all of Prime's, of course). Many factors influence the execution of a single instruction. The most important is, of course, the processor type. However, many other factors also affect execution time. Address formation and virtual memory considerations are shown in Table D-3. Other factors are harder to describe and so are deemed less important. Among them are I/O (DMx) and process exchange activity, interprocessor locking (on the P850), memory refresh, ECCC's, etc.

Table D-3 shows that indexing adds no further time to the basic instruction while indirection adds 1 unit. Unaligned data also adds 1 unit, so be sure to align data on even word (32-bit) boundaries in common blocks. Prime software provides for proper data alignment if possible. Address traps add considerably more time to instruction execution. Read or write address traps add 8 units apiece, and should be avoided. An address trap is invoked in V mode short instructions if the final address is to memory from 0 to 7. The trap is to register file locations.

A time penalty is paid whenever there is a cache miss (13 units) or an STLB miss (31 units), since the virtual-to-physical address translation process has to occur. The more pages used in a program, the higher the probability of a cache miss, STLB miss or a page fault. As a rule of

thumb to keep these delays down, ensure that your programs have their most frequently-used subroutines loaded together -- do not load subroutines on an alphabetic basis.

#### Table D-3

#### Comparative Weighting Address Formation High End for 32I Mode

|   |              |                              |                               | 1                      |  |  |  |  |
|---|--------------|------------------------------|-------------------------------|------------------------|--|--|--|--|
| Vanilla   | L            | 1,FOO                        | l unit                        |                        |  |  |  |  |
| Indexed   | L            | 1,FOO, 2                     | l unit                        |                        |  |  |  |  |
| Reg-Reg   | L            | 1,2                          | l unit                        |                        |  |  |  |  |
| Immediate   | $\mathbf{L}$ | 1,=10                        | l unit                        |                        |  |  |  |  |
| Indirect  | $\mathbf{L}$ | 1,P\$F00,*                   | 2 units                       |                        |  |  |  |  |
| Indirect  | $\mathbf{L}$ | 1,P\$F00,*2                  | 2 units                       | (postindexed)          |  |  |  |  |
| Unaligned   | L            | 1,F00                        | 2 units                       |                        |  |  |  |  |
| Cache miss  | L            | 1,F00                        | 14 units                      | (1 only)               |  |  |  |  |
| STLB miss   | L            | 1,F00                        | 32 units                      | (1 only)               |  |  |  |  |
| Worst case<br>(Four STLB  | L<br>and Ca  | 1,P\$FOO,*<br>ache misses, I | 179 units<br>Indirect, I.P. a | nd operand unaligned.) |  |  |  |  |
| Address Trap  | s:           |                              |                               | 1                      |  |  |  |  |
| LDA# 6  |              |                              | 9 units                       | (Read address trap)    |  |  |  |  |
| DFST TEMP<br>LDA TEMP   | 9<br>+3      |                              | 6 units                       | (Better practice)      |  |  |  |  |
| STA# 6  |              |                              | 9 units                       | (Write address trap)   |  |  |  |  |
| STA TEMP<br>DFLD TEMP   | 9+3<br>9     |                              | 4 units                       | (Better practice)      |  |  |  |  |
| "Normal" cache hit rate of 98 percent<br>"Normal" STLB hit rate of 99 percent |              |                              |                               |                        |  |  |  |  |

# Archived Instructions

This appendix contains archived S, R, V, and I mode instructions. These instructions support options that are no longer offered, or they support functions that are no longer used. Table E-1 contains a summary of the archived instructions. (This table is in the same format as those in Appendix C.) The descriptions of these instructions follow Table E-1.

| R | Mnem | Opcode | Form | Func  | M    | С | œ | Description                             |
|---|------|--------|------|-------|------|---|---|---|
| R | CAI  | 000411 | GEN  | IO    | SRVI | _ |   | Clear Active Interrupt                  |
|   | CREP | 02     | MR   | PCTLJ | R    | - | - | Call Recursive Entry<br>Procedure       |
|   | CXCS | 001714 | GEN  | MCTL  | VI   | 6 | 5 | Control Extended Control<br>Store       |
| R | EMCM | 000503 | GEN  | INIGY | SRVI | - | _ | Enter Machine Check Mode                |
|   | ENTR | 01 03  | MR   | PCILJ | R    | - | - | Enter Recursive Procedure<br>Stack      |
| R | ESIM | 000415 | GEN  | IO    | SRVI | _ | _ | Enter Standard Interrupt Mode           |
| R | EVIM | 000417 | GEN  | IO    | SRVI | - | - | Enter Vectored Interrupt Mode           |
|   | JEQ  | 02 03  | MR.  | PCTLJ | R    | _ | - | Jump on A Equal to 0                    |
|   | JGE  | 07 03  | MR   | PCTLJ | R    | - | - | Jump on A Greater Than or<br>Equal to O |

Table E-1 Archived Instruction Summary

\_\_\_\_\_

\_\_\_\_

| R | Mnem | Opcode | Form | Func  | М    | С | œ | Description                              |
|---|------|--------|------|-------|------|---|---|--|
|   | JGT  | 05 03  | MR.  | PCILJ | R    | _ | _ | Jump on A Greater Than O                 |
|   | JLE  | 04 03  | MR   | PCILJ | R    | - | - | Jump on A Less Than or Equal<br>to 0     |
|   | JLT  | 06 03  | MR   | PCTLJ | R    |   | - | Jump on A Less Than O                    |
|   | JNE  | 03 03  | MR   | PCTLJ | R    | - |   | Jump on A Not Equal to O                 |
| R | LMCM | 000501 | GEN  | INIGY | SRVI | - | - | Leave Machine Check Mode                 |
|   | LWCS | 001710 | GEN  | MCTL  | VI   | 6 | 5 | Load Writable Control Store              |
| R | MDEI | 001304 | GEN  | INIGY | VI   | 6 | 5 | Memory Diagnostic Enable<br>Interleave   |
| R | MDII | 001305 | GEN  | INIGY | VI   | 6 | 5 | Inhibit Interleaved                      |
| R | MDIW | 001324 | GEN  | INIGY | VI   | 6 | 5 | Write Interleaved                        |
| R | MDRS | 001306 | GEN  | INIGY | VI   | 6 | 5 | Read Syncrome Bits                       |
| R | MDWC | 001307 | GEN  | INIGY | VI   | 6 | 5 | Load Write Control Register              |
|   | MIA  | 64     | MRGR | MCTL  | I    |   | _ | Microcode Entrance                       |
|   | MIA  | 12 01  | MR   | MCTL  | V    |   | - | Microcode Entrance                       |
|   | MIB  | 74     | MRGR | MCTL  | I    |   | - | Microcode Entrance                       |
|   | MIB  | 13 01  | MR   | MCTL  | V    |   | _ | Microcode Entrance                       |
|   | NRM  | 000101 | GEN  | INT   | SR   | 8 | _ | Normalize                                |
|   | RIN  | 000105 | GEN  | PCILJ | SR   |   | _ | Return                                   |
|   | SCA  | 000041 | GEN  | INT   | SR   |   | _ | Load Shift Count into A                  |
| R | SNR  | 10024X | GEN  | SKIP  | SRV  |   |   | Skip on Sense Switch N Reset<br>to O     |
| R | SNS  | 10124X | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch N Set<br>to 1       |
| R | SR1  | 100020 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 1 Reset<br>to 0     |
| R | SR2  | 100010 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 2 Reset<br>to O     |
| R | SR3  | 100004 | GEN  | SKIP  | SRV  | _ | - | Skip on Sense Switch 3 Reset<br>to 0     |
| R | SR4  | 100002 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 4 Reset<br>to O     |
| R | SS1  | 101020 | GEN  | SKIP  | SRV  |   | - | Skip on Sense Switch 1 Set<br>to 1       |
| R | SS2  | 101010 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 2 Set<br>to 1       |
| R | SS3  | 101004 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 3 Set<br>to 1       |
| R | SS4  | 101002 | GEN  | SKIP  | SRV  | - | - | Skip on Sense Switch 4 Set<br>to 1       |
| R | SSR  | 100036 | GEN  | SKIP  | SRV  | - | - | Skip on All Sense Switches<br>Reset to 0 |
| R | SSS  | 101036 | GEN  | SKIP  | SRV  | - | - | Skip on Any Sense Switches<br>Set to 1   |
|   | VIRY | 000311 | GEN  | INIGY | SRVI | 6 | 5 | Verify                                   |
|   | WCS  | 001677 | GEN  | MCTT  | RVI  | _ | _ | Write Control Store                      |
| _ | XVRY | 001113 | MCTL | GEN   | VI   | 6 | 5 | Verify XIS                               |

# Table E-1 (continued) Archived Instruction Summary

CAI Clear Active Interrupt 00000010001001 (S, R, V, I mode form)

Clears the current active interrupt. Effective only in vectored interrupt mode. Inhibits interrupts for one instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

CREP address
 Call Recursive Entry Procedure
 I X 1 0 0 0 1 1 0 0 0 0 1 0 CB\2 (R mode form)
 [ DISPLACEMENT\16 ]

Increments the contents of the program counter and loads the result into the location following the one specified by the current value of the R mode stack pointer. Calculates an effective address, EA, and loads it into the program counter. Execution continues with the location specified by the new value of the program counter.

This instruction performs subroutine linkage for reentrant or recursive procedures. CREP stores the return address in bits 17-32 (the second halfword) of a stack frame created by the ENTR instruction, rather than in the destination address as JST does. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

CXCS

Control Extended Control Store 0000001111001100 (V, I mode form)

Moves the A register contents to the control register on the writable control store board. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

#### EMCM

Enter Machine Check Mode 0000000101000011 (S, R, V, I mode form)

Enters machine check mode 3 by loading 3 into modal bits 15-16. This mode enables the reporting of all errors. The actions taken upon an error depend on whether the machine was in process exchange mode or not.

The instruction inhibits interrupts during execution of the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. See Chapter 10 of the System Architecture Reference Guide for more information about checks.

If an error occurs in process exchange mode, the microcode stores the machine state in the appropriate check vector and transfers control to that vector, automatically dropping back to machine check mode 0.

If an error occurs when the machine is not in process exchange mode, the following actions occur. If the appropriate check vector contains a nonzero value, the processor jumps indirectly through this vector to the check routine. If the check vector location contains 0, the machine halts.

#### Note

#### This is a restricted instruction.

ENTR n Enter R Mode Recursive Procedure Stack I X 0 0 0 1 1 1 0 0 0 0 1 1 CB\2 (R mode long form) [ DISPLACEMENT\16 ]

Creates a save area n halfwords long. (A halfword is 16 bits.) Saves the current value of the R mode stack pointer in the first halfword of the save area. The starting address of the save area is:

( contents of R mode stack pointer ) - n

This means that the instruction creates a stack frame containing n locations, and that the first location points to the previous frame.

The ENTR instruction leaves the values of CBIT, LINK, and the condition codes unchanged.

ESIM

Enter Standard Interrupt Mode 0000000100001101 (S, R, V, I mode form)

Enters standard interrupt mode by resetting bit 2 of the modals to 0. Inhibits interrupts for one instruction. ESIM is meaningless when the system is in process exchange mode (that is, the value of modal bit 13 is 1). All interrupts use location '63. The processor services interrupts according to their relative positions on the I/O bus. Lower devices have higher priority. Inhibits interrupts during execution of the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged. Refer to Chapter 10 of the System Architecture Reference Guide for more information about interrupts.

#### Note

ESIM is a restricted instruction.

EVIM Enter Vectored Interrupt Mode 0000000100001111 (S, R, V, I mode form)

Enters vectored interrupt mode by setting bit 2 of the modals to 1. EVIM is meaningless when the system is in process exchange mode (that is, the value of modal bit 13 is 1). The processor services interrupts according to their relative positions on the I/O bus. Lower devices have higher priority. Interrupts occur through a location specified by the interrupting device. Inhibits interrupts during execution of the next instruction. Leaves the values of LINK, CBIT, and the condition codes unchanged. Refer to Chapter 10 of the <u>System Architecture</u> Reference Guide for more information about interrupts.

Note

This is a restricted instruction.

JEQ address
 Jump on A Equal to 0
 I X 0 0 1 0 1 1 0 0 0 0 1 1 CB\2 (R mode form)
 [ DISPLACEMENT\16 ]

Calculates an effective address, EA. Loads EA into the program counter if the contents of A are equal to 0. If the contents of A are not equal to 0, execution continues with the next instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

JGE address Jump on A Greater Than or Equal to 0 I X 0 1 1 1 1 1 0 0 0 0 1 1 CB\2 (R mode form) [ DISPLACEMENT\16 ]

Calculates an effective address, EA. If the contents of A are greater than or equal to 0, the instruction loads EA into the program counter. If the contents of A are less than 0, execution continues with the next instruction. Leaves the contents of CBIT, LINK, and the condition codes unchanged. ► JGT address Jump on A Greater Than O I X 0 1 0 1 1 1 0 0 0 0 1 1 CB (2 (R mode form))[ DISPLACEMENT $\setminus 16$  ]

Calculates an effective address, EA. If the contents of A are greater than 0, the instruction loads EA into the program counter. If the contents of A are less than or equal to O, execution continues with the next instruction. Leaves the contents of CBIT, LINK, and the condition codes unchanged.

► JLE address Jump on A Less Than or Equal to O I X 0 1 0 0 1 1 0 0 0 0 1 1 CB (2 (R mode form))[ DISPLACEMENT \ 16 ]

Calculates an effective address, EA. If the contents of A are less than or equal to 0, the instruction loads EA into the program counter. If the contents of A are greater than 0, execution continues with the next instruction. Leaves the contents of LINK, CBIT, and the condition codes unchanged.



► JLT address Jump on A Less Than 0 I X 0 1 1 0 1 1 0 0 0 0 1 1 CB (R mode form)[ DISPLACEMENT\16 ]

Calculates an effective address, EA. If the contents of A are less than 0, the instruction loads EA into the program counter. If the contents of A are greater than O, execution continues with the next instruction. Leaves the contents of CBIT, LINK, and the condition codes unchanged.

JNE address Jump on A Not Equal to O I X 0 0 1 1 1 1 0 0 0 0 1 1 CB 2 (R mode form)[ DISPLACEMENT $\setminus 16$  ]

Calculates an effective address, EA. If the contents of A do not equal O, the instruction loads EA into the program counter. If the contents of A are equal to 0, execution continues with the next instruction. Leaves the contents of CBIT, LINK, and the condition codes unchanged.

LMCM Leave Machine Check Mode 0000001010100001 (S, R, V, I mode form)

Leaves machine check mode by setting bits 15-16 of the modals to 00. If a machine parity error occurs in this mode, the hardware sets the machine check flag but no check (V mode) or interrupt (S, R modes) occurs. Inhibits the machine for one instruction. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

LWCS Load Writable Control Store 0000001111001000 (V, I mode form)

Loads the writable control store portion of the extended control store board from the memory block pointed to by XB. The control register loaded by CXCS modifies this instruction. Leaves the values of CBIT, LINK, and the condition codes indeterminate.

MDEI

Memory Diagnostic Enable Interleave 0000001011000100 (V, I mode form)

Enables the memory interleave facility. Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

#### This is a restricted instruction.

MDII

Memory Diagnostic Inhibit Interleave 0 0 0 0 0 0 0 1 0 1 1 0 0 0 1 0 1

(V, I mode form)

Inhibits the memory interleave facility. Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This is a restricted instruction.

MDIW

Memory Diagnostic Write Interleaved 0000001011010100 (V, I mode form)

Writes interleaved memory. Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This is a restricted instruction.

MDRS

Memory Diagnostic Read Syndrome Bits 0000001011000110 (V. I mode form)

Reads memory syndrome bits. Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This is a restricted instruction.

Memory Diagnostic Load Write Control Register 0000001011000111 (V, I mode form)

Writes memory control register. Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This is a restricted instruction.

► MTA Microcode Execute A  $IX101011000Y01BR\2$  (V mode long form)  $DISPLACEMENT \setminus 16$ 

110100 DR/3 TM/2 SR/3 BR/2 (I mode form) [ DISPLACEMENT $\setminus 16$  ]

This instruction currently causes a UII fault. If implemented, this instruction is for user-written microcode. For more information about UII, refer to Chapter 10 of the System Architecture Reference Guide.

MIB
 Microcode Execute B
 I X 1 0 1 1 1 1 0 0 0 Y 0 1 ER\2 (V mode long)
 DISPLACEMENT\16
 1 1 1 1 0 0 DR\3 TM\2 SR\3 ER\2 (I mode form)
 [ DISPLACEMENT\16 ]

This instruction currently causes a UII fault. If implemented, this instruction is for user-written microcode. For more information about UII, refer to Chapter 10 of the System Architecture Reference Guide.

NRM Normalize

00000000100001 (S, R mode form)

Shifts the 31-bit integer in A and B to the left arithmetically, shifting in Os into bit 16 of B. The shift does not affect bit 1 of B or bit 1 of A. The instruction shifts bits out of bit 2 in A until the value of bit 2 is opposite the value of bit 1 in A. Loads bits 9-16 of the S and R mode keys with the number of shifts performed.

Normalizing 0 on all machines results in the following: zeros are loaded in bits 9-16 of the keys; bit 1 of the B register is ignored in the test for zero. Bit 1 of the B register may be reset or left unchanged, depending on the processor.

Leaves the values of CBIT and the condition codes unchanged; the value of LINK is indeterminate.

Note

Since the bits shifted out of bit 2 in A contain copies of the sign of the 31-bit number, the shift results in no loss of information.

> RIN

Return 000000001000101 (R mode form)

Returns control from a P300 recursive procedure to the calling routine. To do this, RTN fetches the return address from the second halfword of the previous stack frame and loads the result in the program counter. RTN then transfers halfword 1 (the pointer to the preceding stack frame) to the S register. (A halfword is 16 bits.)

(S)+1 -> P (S) -> S If the return address is 0, (S) is unchanged and a PSU (Procedure Stack Underflow) fault is taken (interrupt through location '75 in physical memory is taken on the Prime 300). Leaves the values of LINK, CBIT, and the condition codes unchanged.

#### Note

This instruction reverses the actions done by CREP and ENTR.

SCA

Loads the contents of bits 9-16 of the keys into bits 9-16 of A. Clears bits 1-8 of A to 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

The SCA instruction is used with NRM.

SNR n Skip on Sense Switch N Reset to 0 1000000101010N\4 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the contents of sense switch N are O. Leaves the values of CBIT, LINK, and the condition codes unchanged.

N specifies the sense switch to test.

#### Note

This is a restricted instruction.

SNS Skip on Sense Switch N Set to 1 100000101010N\4 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch N is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

N specifies the sense switch to test.

#### Note

SNS is a restricted instruction.

SR1 Skip on Sense Switch 1 Reset to 0 100000000000000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch 1 is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

#### This is a restricted instruction.

SR2

Skips the next sequential 16-bit halfword if the value of sense switch 2 is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

Note

This is a restricted instruction.

Skips the next sequential 16-bit halfword if the value of sense switch 3 is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

SR4

Skips the next sequential 16-bit halfword if the value of sense switch 4 is 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is is a restricted instruction.

SS1 Skip on Sense Switch 1 Set to 1 1000001000010000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch 1 is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

SS2

Skip on Sense Switch 2 Set to 1 100000100001000 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch 2 is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

SS3 Skip on Sense Switch 3 Set to 1 100000100000100 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch 3 is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

SS4 Skip on Sense Switch 4 Set to 1 1000001000000010 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the value of sense switch 4 is 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

#### This is a restricted instruction.

SSR Skip on All Sense Switches Reset to 0 1000000000011110 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the values of sense switches 1, 2, 3, and 4 are all 0. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

SSS
 Skip on Any Sense Switches Set to 1
 100001000011110 (S, R, V mode form)

Skips the next sequential 16-bit halfword if the values of sense switches 1, 2, 3, and 4 are all 1. Leaves the values of CBIT, LINK, and the condition codes unchanged.

#### Note

This is a restricted instruction.

VIRY Verify 0311 opcode 0 0 0 0 0 0 0 1 1 0 0 1 0 0 1 (S, R, V mode form)

Executes the verification routine. If there is a failure of any kind, the processor goes on to the next instruction with the number of the test that failed in register A. If there are no errors, the processor skips the next sequential instruction.

If the processor does not have the verification routine, this instruction executes as no-op.

WCS n Writable Control Store 0000001110N\6 (R, V, I mode form)

Reserved set of 64 op codes to serve as microcode entrances, where  $\underline{n}$  is 0 through 63.

### > XVRY

XIS Board Verify 1113 opcode 0000001001001011 (S, R, V mode form)

XVRY executes a Prime 500 microcode diagnostic routine tht checks the integrity of the XIS board. If the XIS board is not functional, the processor does not skip the next instruction and the A register holds the failed micro-diagnostic test number. If the processor passes the verify instruction, it skips the next instruction.

The codes and tests are:

'72 Data Move Test - Load and Unload XIS Board
'73 Normalize Test - Adjust Test
'74 Binary Multiply
'75 Binary Divide
'76 Decimal Arithmetic

# 2455 Instruction Sets

The 2455 processor has now been added to the Prime 50 Series computers. This new processor shares the architecture and operating system that is common to all 50 Series processors and makes the 50 Series a line of completely upward-compatible and downward-compatible systems.

The implementation of the common architecture, however, can be slightly different for each member of the 50 Series, allowing the different processors to address a wide variety of user needs while remaining compatible.

The architectural implementation of the 2455 is identical to that of the 2755 processor. This means that instruction set features that apply to the 2755 apply equally well to the 2455. The only exception to this is the STPM (Store Processor Model) instruction: the processor model number code for the 2455 is 32L (decimal).

# SURVEY

## **READER RESPONSE FORM**

.

Instruction Sets Guide DOC9474-2LA

| 1                | How do you rate thi                                 | s document for over             | all usefulness?       |                                       |          |
|------------------|---|---------------------------------|-----------------------|---------------------------------------|----------|
|                  | □ excellent □ v                                     | ery good 🗆 good                 | □ faiı                | r 🗆 poor                              | •        |
| 2                | What factures of this                               | C                               | •<br>•                | <b>x</b>                              |          |
| Z.               |   | s manual did you fi             | nd most userul?       | ,<br>                                 |          |
|                  |   |                                 |                       | · · · · · · · · · · · · · · · · · · · |          |
|                  |   |                                 |                       |                                       |          |
|                  |   | ·····                           |                       |                                       |          |
| 3.               | What faults or errors                               | in this manual gav              | e you problems        | ?                                     |          |
|                  |   |                                 |                       |                                       |          |
|                  |   |                                 |                       |                                       |          |
|                  |   |                                 |                       |                                       |          |
|                  |   |                                 |                       |                                       |          |
| 4.               | How does this manua companies?                      | l compare to equiva             | lent manuals p        | roduced by other                      | computer |
|                  | <ul> <li>Much better</li> <li>Much worse</li> </ul> | □ Slightly bet<br>□ Slightly wo | ter $\Box$ rse $\Box$ | About the same<br>Can't judge         |          |
| 5.               | Which other companie                                | s' manuals have you             | read?                 |                                       |          |
|                  |   |                                 |                       |                                       |          |
|                  |   |                                 |                       |                                       |          |
| Name:<br>Compony |   | Posit                           | on:                   |                                       |          |
| Address:         |   |                                 |                       |                                       |          |
|                  | ····  |                                 |                       |                                       |          |
|                  |   | Posta                           | l Code:               |                                       |          |





First Class Permit #531 Natick, Massachusetts 01760

# BUSINESS REPLY MAIL

Postage will be paid by:



Attention: Technical Publications Bldg 10 Prime Park, Natick, Ma. 01760





